blob: 46cd38d2fba596858cb9403f8e1397aeddc505b2 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
/*-------------------------------------------------------------------------
pcode.h - post code generation
Written By - Scott Dattalo scott@dattalo.com
PIC16 port - Martin Dubuc m.dubuc@rogers.com
This program is free software; you can redistribute it and/or modify it
under the terms of the GNU General Public License as published by the
Free Software Foundation; either version 2, or (at your option) any
later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
-------------------------------------------------------------------------*/
#ifndef __PCODEFLOW_H__
#define __PCODEFLOW_H__
/*************************************************
* pCode conditions:
*
* The "conditions" are bit-mapped flags that describe
* input and/or output conditions that are affected by
* the instructions. For example:
*
* MOVF SOME_REG,W
*
* This instruction depends upon 'SOME_REG'. Consequently
* it has the input condition PCC_REGISTER set to true.
*
* In addition, this instruction affects the Z bit in the
* status register and affects W. Thus the output conditions
* are the logical or:
* PCC_ZERO_BIT | PCC_W
*
* The conditions are intialized when the pCode for an
* instruction is created. They're subsequently used
* by the pCode optimizer determine state information
* in the program flow.
*************************************************/
#define PCC_NONE 0
#define PCC_REGISTER (1<<0)
#define PCC_REGISTER2 (1<<1)
#define PCC_C (1<<2)
#define PCC_Z (1<<3)
#define PCC_DC (1<<4)
#define PCC_OV (1<<5)
#define PCC_N (1<<6)
#define PCC_W (1<<7)
#define PCC_EXAMINE_PCOP (1<<8)
#define PCC_LITERAL (1<<9)
#define PCC_REL_ADDR (1<<10)
#define PCC_STATUS (PCC_C | PCC_Z | PCC_DC | PCC_OV | PCC_N)
/*------------------------------------------------------------*/
void BuildFlowAncestry(pBlock *pb);
#endif // __PCODEFLOW_H__
|
