1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
|
/*------------------------------------------------------------------------
SDCCralloc.c - source file for register allocation. (ATMEL AVR) specific
Written By - Sandeep Dutta . sandeep.dutta@usa.net (1998)
This program is free software; you can redistribute it and/or modify it
under the terms of the GNU General Public License as published by the
Free Software Foundation; either version 2, or (at your option) any
later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
In other words, you are welcome to use, share and improve this program.
You are forbidden to forbid anyone else to use, share and improve
what you give them. Help stamp out software-hoarding!
-------------------------------------------------------------------------*/
#include "common.h"
#include "ralloc.h"
#include "gen.h"
/*-----------------------------------------------------------------*/
/* At this point we start getting processor specific although */
/* some routines are non-processor specific & can be reused when */
/* targetting other processors. The decision for this will have */
/* to be made on a routine by routine basis */
/* routines used to pack registers are most definitely not reusable */
/* since the pack the registers depending strictly on the MCU */
/*-----------------------------------------------------------------*/
extern void genAVRCode (iCode *);
/* Global data */
static struct {
bitVect *spiltSet;
set *stackSpil;
bitVect *regAssigned;
short blockSpil;
int slocNum;
bitVect *funcrUsed; /* registers used in a function */
int stackExtend;
int dataExtend;
} _G;
/* Shared with gen.c */
int avr_ptrRegReq; /* pointer register required */
/* AVR registers */
regs regsAVR[] = {
{REG_GPR|REG_PAIR, R0_IDX, REG_GPR|REG_PAIR, "r0", "r0", "", 0, 0, 0}, /* scratch */
{REG_GPR, R1_IDX, REG_GPR , "r1", "r1", "", 0, 0, 0}, /* scratch */
{REG_GPR|REG_PAIR, R2_IDX, REG_GPR|REG_PAIR, "r2", "r2", "", 0, 1, 1}, /* gpr */
{REG_GPR, R3_IDX, REG_GPR , "r3", "r3", "", 0, 1, 1}, /* gpr */
{REG_GPR|REG_PAIR, R4_IDX, REG_GPR|REG_PAIR, "r4", "r4", "", 0, 1, 1}, /* gpr */
{REG_GPR, R5_IDX, REG_GPR , "r5", "r5", "", 0, 1, 1}, /* gpr */
{REG_GPR|REG_PAIR, R6_IDX, REG_GPR|REG_PAIR, "r6", "r6", "", 0, 1, 1}, /* gpr */
{REG_GPR, R7_IDX, REG_GPR , "r7", "r7", "", 0, 1, 1}, /* gpr */
{REG_GPR|REG_PAIR, R8_IDX, REG_GPR|REG_PAIR, "r8", "r8", "", 0, 1, 1}, /* gpr */
{REG_GPR, R9_IDX, REG_GPR , "r9", "r9", "", 0, 1, 1}, /* gpr */
{REG_GPR|REG_PAIR, R10_IDX,REG_GPR|REG_PAIR, "r10", "r10","",0, 1, 1}, /* gpr */
{REG_GPR, R11_IDX,REG_GPR , "r11", "r11","",0, 1, 1}, /* gpr */
{REG_GPR|REG_PAIR, R12_IDX,REG_GPR|REG_PAIR, "r12", "r12","",0, 1, 1}, /* gpr */
{REG_GPR, R13_IDX,REG_GPR , "r13", "r13","",0, 1, 1}, /* gpr */
{REG_GPR|REG_PAIR, R14_IDX,REG_GPR|REG_PAIR, "r14", "r14","",0, 1, 1}, /* gpr */
{REG_GPR, R15_IDX,REG_GPR , "r15", "r15","",0, 1, 1}, /* gpr */
{REG_GPR|REG_PAIR, R16_IDX,REG_GPR|REG_PAIR, "r16", "r16","",0, 1, 0}, /* parm/gpr */
{REG_GPR, R17_IDX,REG_GPR , "r17", "r17","",0, 1, 0}, /* parm/gpr */
{REG_GPR|REG_PAIR, R18_IDX,REG_GPR|REG_PAIR, "r18", "r18","",0, 1, 0}, /* parm/gpr */
{REG_GPR, R19_IDX,REG_GPR , "r19", "r19","",0, 1, 0}, /* parm/gpr */
{REG_GPR|REG_PAIR, R20_IDX,REG_GPR|REG_PAIR, "r20", "r20","",0, 1, 0}, /* parm/gpr */
{REG_GPR, R21_IDX,REG_GPR , "r21", "r21","",0, 1, 0}, /* parm/gpr */
{REG_GPR|REG_PAIR, R22_IDX,REG_GPR|REG_PAIR, "r22", "r22","",0, 1, 0}, /* parm/gpr */
{REG_GPR, R23_IDX,REG_GPR , "r23", "r23","",0, 1, 0}, /* parm/gpr */
{REG_GPR|REG_PAIR, R24_IDX,REG_GPR|REG_PAIR, "r24", "r24","",0, 0, 0}, /* scratch */
{REG_GPR, R25_IDX,REG_GPR , "r25", "r25","",0, 0, 0}, /* scratch */
{REG_GPR|REG_PAIR, R26_IDX,REG_GPR|REG_PAIR, "r26", "r26","",0, 1, 1}, /* used as pointer reg X */
{REG_GPR, R27_IDX,REG_GPR , "r27", "r27","",0, 1, 1}, /* used as pointer reg X */
{REG_GPR|REG_PAIR, R28_IDX,REG_GPR|REG_PAIR, "r28", "r28","",0, 1, 0}, /* stack frame Y */
{REG_GPR, R29_IDX,REG_GPR , "r29", "r29","",0, 1, 0}, /* stack frame Y */
{REG_GPR|REG_PAIR, R30_IDX,REG_GPR|REG_PAIR, "r30", "r30","",0, 1, 1}, /* used as pointer reg Z */
{REG_GPR, R31_IDX,REG_GPR , "r31", "r31","",0, 1, 1}, /* used as pointer reg Z */
{REG_PTR, X_IDX, REG_PTR, "X", "X", "", 0, 1, 0},
{REG_PTR, Z_IDX, REG_PTR, "Z", "Z", "", 0, 1, 0},
};
int avr_nRegs = 32;
int avr_fReg = 0; /* first allocatable register */
static void spillThis (symbol *);
#if 0
// PENDING: Unused
/*-----------------------------------------------------------------*/
/* findAssignToSym : scanning backwards looks for first assig found */
/*-----------------------------------------------------------------*/
static iCode *
findAssignToSym (operand * op, iCode * ic)
{
iCode *dic;
for (dic = ic->prev; dic; dic = dic->prev) {
/* if definition by assignment */
if (dic->op == '=' &&
!POINTER_SET (dic) && IC_RESULT (dic)->key == op->key
/* && IS_TRUE_SYMOP(IC_RIGHT(dic)) */
) {
/* we are interested only if defined in far space */
/* or in stack space in case of + & - */
/* if assigned to a non-symbol then return
true */
if (!IS_SYMOP (IC_RIGHT (dic)))
break;
/* if the symbol is in far space then
we should not */
if (isOperandInFarSpace (IC_RIGHT (dic)))
return NULL;
/* for + & - operations make sure that
if it is on the stack it is the same
as one of the three operands */
if ((ic->op == '+' || ic->op == '-') &&
OP_SYMBOL (IC_RIGHT (dic))->onStack) {
if (IC_RESULT (ic)->key != IC_RIGHT (dic)->key
&& IC_LEFT (ic)->key !=
IC_RIGHT (dic)->key
&& IC_RIGHT (ic)->key !=
IC_RIGHT (dic)->key) return NULL;
}
break;
}
/* if we find an usage then we cannot delete it */
if (IC_LEFT (dic) && IC_LEFT (dic)->key == op->key)
return NULL;
if (IC_RIGHT (dic) && IC_RIGHT (dic)->key == op->key)
return NULL;
if (POINTER_SET (dic) && IC_RESULT (dic)->key == op->key)
return NULL;
}
/* now make sure that the right side of dic
is not defined between ic & dic */
if (dic) {
iCode *sic = dic->next;
for (; sic != ic; sic = sic->next)
if (IC_RESULT (sic) &&
IC_RESULT (sic)->key == IC_RIGHT (dic)->key)
return NULL;
}
return dic;
}
/*-----------------------------------------------------------------*/
/* packForPush - hueristics to reduce iCode for pushing */
/*-----------------------------------------------------------------*/
static void
packForPush (iCode * ic, eBBlock * ebp)
{
iCode *dic;
if (ic->op != IPUSH || !IS_ITEMP (IC_LEFT (ic)))
return;
/* must have only definition & one usage */
if (bitVectnBitsOn (OP_DEFS (IC_LEFT (ic))) != 1 ||
bitVectnBitsOn (OP_USES (IC_LEFT (ic))) != 1)
return;
/* find the definition */
if (!(dic = hTabItemWithKey (iCodehTab,
bitVectFirstBit (OP_DEFS
(IC_LEFT (ic))))))
return;
if (dic->op != '=' || POINTER_SET (dic))
return;
/* we now we know that it has one & only one def & use
and the that the definition is an assignment */
IC_LEFT (ic) = IC_RIGHT (dic);
remiCodeFromeBBlock (ebp, dic);
hTabDeleteItem (&iCodehTab, dic->key, dic, DELETE_ITEM, NULL);
}
/*-----------------------------------------------------------------*/
/* packRegsForSupport :- reduce some registers for support calls */
/*-----------------------------------------------------------------*/
static int
packRegsForSupport (iCode * ic, eBBlock * ebp)
{
int change = 0;
/* for the left & right operand :- look to see if the
left was assigned a true symbol in far space in that
case replace them */
if (IS_ITEMP (IC_LEFT (ic)) &&
OP_SYMBOL (IC_LEFT (ic))->liveTo <= ic->seq) {
iCode *dic = findAssignToSym (IC_LEFT (ic), ic);
iCode *sic;
if (!dic)
goto right;
/* found it we need to remove it from the
block */
for (sic = dic; sic != ic; sic = sic->next)
bitVectUnSetBit (sic->rlive, IC_LEFT (ic)->key);
IC_LEFT (ic)->operand.symOperand =
IC_RIGHT (dic)->operand.symOperand;
IC_LEFT (ic)->key = IC_RIGHT (dic)->operand.symOperand->key;
remiCodeFromeBBlock (ebp, dic);
hTabDeleteItem (&iCodehTab, dic->key, dic, DELETE_ITEM, NULL);
change++;
}
/* do the same for the right operand */
right:
if (!change &&
IS_ITEMP (IC_RIGHT (ic)) &&
OP_SYMBOL (IC_RIGHT (ic))->liveTo <= ic->seq) {
iCode *dic = findAssignToSym (IC_RIGHT (ic), ic);
iCode *sic;
if (!dic)
return change;
/* if this is a subtraction & the result
is a true symbol in far space then don't pack */
if (ic->op == '-' && IS_TRUE_SYMOP (IC_RESULT (dic))) {
sym_link *etype =
getSpec (operandType (IC_RESULT (dic)));
if (IN_FARSPACE (SPEC_OCLS (etype)))
return change;
}
/* found it we need to remove it from the
block */
for (sic = dic; sic != ic; sic = sic->next)
bitVectUnSetBit (sic->rlive, IC_RIGHT (ic)->key);
IC_RIGHT (ic)->operand.symOperand =
IC_RIGHT (dic)->operand.symOperand;
IC_RIGHT (ic)->key = IC_RIGHT (dic)->operand.symOperand->key;
remiCodeFromeBBlock (ebp, dic);
hTabDeleteItem (&iCodehTab, dic->key, dic, DELETE_ITEM, NULL);
change++;
}
return change;
}
/*-----------------------------------------------------------------*/
/* farSpacePackable - returns the packable icode for far variables */
/*-----------------------------------------------------------------*/
static iCode *
farSpacePackable (iCode * ic)
{
iCode *dic;
/* go thru till we find a definition for the
symbol on the right */
for (dic = ic->prev; dic; dic = dic->prev) {
/* if the definition is a call then no */
if ((dic->op == CALL || dic->op == PCALL) &&
IC_RESULT (dic)->key == IC_RIGHT (ic)->key) {
return NULL;
}
/* if shift by unknown amount then not */
if ((dic->op == LEFT_OP || dic->op == RIGHT_OP) &&
IC_RESULT (dic)->key == IC_RIGHT (ic)->key)
return NULL;
/* if pointer get and size > 1 */
if (POINTER_GET (dic) &&
getSize (aggrToPtr (operandType (IC_LEFT (dic)), FALSE)) >
1) return NULL;
if (POINTER_SET (dic) &&
getSize (aggrToPtr (operandType (IC_RESULT (dic)), FALSE))
> 1)
return NULL;
/* if any three is a true symbol in far space */
if (IC_RESULT (dic) &&
IS_TRUE_SYMOP (IC_RESULT (dic)) &&
isOperandInFarSpace (IC_RESULT (dic)))
return NULL;
if (IC_RIGHT (dic) &&
IS_TRUE_SYMOP (IC_RIGHT (dic)) &&
isOperandInFarSpace (IC_RIGHT (dic)) &&
!isOperandEqual (IC_RIGHT (dic), IC_RESULT (ic)))
return NULL;
if (IC_LEFT (dic) &&
IS_TRUE_SYMOP (IC_LEFT (dic)) &&
isOperandInFarSpace (IC_LEFT (dic)) &&
!isOperandEqual (IC_LEFT (dic), IC_RESULT (ic)))
return NULL;
if (isOperandEqual (IC_RIGHT (ic), IC_RESULT (dic))) {
if ((dic->op == LEFT_OP ||
dic->op == RIGHT_OP ||
dic->op == '-') &&
IS_OP_LITERAL (IC_RIGHT (dic))) return NULL;
else
return dic;
}
}
return NULL;
}
/*-----------------------------------------------------------------*/
/* rematStr - returns the rematerialized string for a remat var */
/*-----------------------------------------------------------------*/
static char *
rematStr (symbol * sym)
{
char *s = buffer;
iCode *ic = sym->rematiCode;
while (1) {
/* if plus or minus print the right hand side */
if (ic->op == '+' || ic->op == '-') {
sprintf (s, "0x%04x %c ",
(int) operandLitValue (IC_RIGHT (ic)),
ic->op);
s += strlen (s);
ic = OP_SYMBOL (IC_LEFT (ic))->rematiCode;
continue;
}
/* we reached the end */
sprintf (s, "%s", OP_SYMBOL (IC_LEFT (ic))->rname);
break;
}
return buffer;
}
/*-----------------------------------------------------------------*/
/* isSpiltOnStack - returns true if the spil location is on stack */
/*-----------------------------------------------------------------*/
static bool
isSpiltOnStack (symbol * sym)
{
sym_link *etype;
if (!sym)
return FALSE;
if (!sym->isspilt)
return FALSE;
if (!sym->usl.spillLoc)
return FALSE;
etype = getSpec (sym->usl.spillLoc->type);
if (IN_STACK (etype))
return TRUE;
return FALSE;
}
/*-----------------------------------------------------------------*/
/* spillLRWithPtrReg :- will spil those live ranges which use PTR */
/*-----------------------------------------------------------------*/
static void
spillLRWithPtrReg (symbol * forSym)
{
symbol *lrsym;
regs *X, *Z, *X1, *Z1;
int k;
if (!_G.regAssigned || bitVectIsZero (_G.regAssigned))
return;
X = avr_regWithIdx (R26_IDX);
X1= avr_regWithIdx (R27_IDX);
Z = avr_regWithIdx (R30_IDX);
Z1= avr_regWithIdx (R31_IDX);
/* for all live ranges */
for (lrsym = hTabFirstItem (liveRanges, &k); lrsym;
lrsym = hTabNextItem (liveRanges, &k)) {
int j;
/* if no registers assigned to it or
spilt */
/* if it does not overlap with this then
not need to spill it */
if (lrsym->isspilt || !lrsym->nRegs ||
(lrsym->liveTo < forSym->liveFrom)) continue;
/* go thru the registers : if it is either
r0 or r1 then spil it */
for (j = 0; j < lrsym->nRegs; j++)
if (lrsym->regs[j] == X || lrsym->regs[j] == Z ||
lrsym->regs[j] == X1 || lrsym->regs[j] == Z1) {
spillThis (lrsym);
break;
}
}
}
#endif
/*-----------------------------------------------------------------*/
/* allocReg - allocates register of given type */
/*-----------------------------------------------------------------*/
static regs *
allocReg (short type)
{
int i;
for (i = avr_fReg; i < avr_nRegs; i++) {
/* if type is given as 0 then any
free register will do */
if (!type && regsAVR[i].isFree) {
regsAVR[i].isFree = 0;
if (currFunc)
currFunc->regsUsed =
bitVectSetBit (currFunc->regsUsed, i);
return ®sAVR[i];
}
/* other wise look for specific type
of register */
if (regsAVR[i].isFree && (regsAVR[i].type & type)) {
regsAVR[i].isFree = 0;
if (currFunc)
currFunc->regsUsed =
bitVectSetBit (currFunc->regsUsed, i);
return ®sAVR[i];
}
}
return NULL;
}
/*-----------------------------------------------------------------*/
/* allocRegPair - allocates register pair of given */
/*-----------------------------------------------------------------*/
static regs *
allocRegPair (short type)
{
int i;
for (i = avr_fReg; i < avr_nRegs; i++) {
/* look for specific type of register pair */
if (regsAVR[i].isFree && (regsAVR[i].type & type)
&& (regsAVR[i].type & REG_PAIR) && regsAVR[i+1].isFree) {
regsAVR[i].isFree = 0;
regsAVR[i+1].isFree = 0;
if (currFunc) {
currFunc->regsUsed =
bitVectSetBit (currFunc->regsUsed, i);
currFunc->regsUsed =
bitVectSetBit (currFunc->regsUsed, i+1);
}
return ®sAVR[i];
}
}
return NULL;
}
/*-----------------------------------------------------------------*/
/* avr_regWithIdx - returns pointer to register wit index number */
/*-----------------------------------------------------------------*/
regs *
avr_regWithIdx (int idx)
{
int i;
for (i = 0; i < avr_nRegs; i++)
if (regsAVR[i].rIdx == idx)
return ®sAVR[i];
werror (E_INTERNAL_ERROR, __FILE__, __LINE__, "regWithIdx not found");
exit (1);
}
/*-----------------------------------------------------------------*/
/* freeReg - frees a register */
/*-----------------------------------------------------------------*/
static void
freeReg (regs * reg)
{
reg->isFree = 1;
}
/*-----------------------------------------------------------------*/
/* nFreeRegs - returns number of free registers */
/*-----------------------------------------------------------------*/
static int
nFreeRegs (int type)
{
int i;
int nfr = 0;
for (i = avr_fReg; i < avr_nRegs; i++)
if (regsAVR[i].isFree && regsAVR[i].type & type)
nfr++;
return nfr;
}
/*-----------------------------------------------------------------*/
/* nfreeRegsType - free registers with type */
/*-----------------------------------------------------------------*/
static int
nfreeRegsType (int type)
{
int nfr;
if (type == REG_PTR) {
if ((nfr = nFreeRegs (type)) == 0)
return nFreeRegs (REG_GPR);
}
return nFreeRegs (type);
}
/*-----------------------------------------------------------------*/
/* computeSpillable - given a point find the spillable live ranges */
/*-----------------------------------------------------------------*/
static bitVect *
computeSpillable (iCode * ic)
{
bitVect *spillable;
/* spillable live ranges are those that are live at this
point . the following categories need to be subtracted
from this set.
a) - those that are already spilt
b) - if being used by this one
c) - defined by this one */
spillable = bitVectCopy (ic->rlive);
spillable = bitVectCplAnd (spillable, _G.spiltSet); /* those already spilt */
spillable = bitVectCplAnd (spillable, ic->uses); /* used in this one */
bitVectUnSetBit (spillable, ic->defKey);
spillable = bitVectIntersect (spillable, _G.regAssigned);
return spillable;
}
/*-----------------------------------------------------------------*/
/* noSpilLoc - return true if a variable has no spil location */
/*-----------------------------------------------------------------*/
static int
noSpilLoc (symbol * sym, eBBlock * ebp, iCode * ic)
{
return (sym->usl.spillLoc ? 0 : 1);
}
/*-----------------------------------------------------------------*/
/* hasSpilLoc - will return 1 if the symbol has spil location */
/*-----------------------------------------------------------------*/
static int
hasSpilLoc (symbol * sym, eBBlock * ebp, iCode * ic)
{
return (sym->usl.spillLoc ? 1 : 0);
}
/*-----------------------------------------------------------------*/
/* hasSpilLocnoUptr - will return 1 if the symbol has spil location */
/* but is not used as a pointer */
/*-----------------------------------------------------------------*/
static int
hasSpilLocnoUptr (symbol * sym, eBBlock * ebp, iCode * ic)
{
return ((sym->usl.spillLoc && !sym->uptr) ? 1 : 0);
}
/*-----------------------------------------------------------------*/
/* rematable - will return 1 if the remat flag is set */
/*-----------------------------------------------------------------*/
static int
rematable (symbol * sym, eBBlock * ebp, iCode * ic)
{
return sym->remat;
}
/*-----------------------------------------------------------------*/
/* notUsedInRemaining - not used or defined in remain of the block */
/*-----------------------------------------------------------------*/
static int
notUsedInRemaining (symbol * sym, eBBlock * ebp, iCode * ic)
{
return ((usedInRemaining (operandFromSymbol (sym), ic) ? 0 : 1) &&
allDefsOutOfRange (sym->defs, ic->seq, ebp->lSeq));
}
/*-----------------------------------------------------------------*/
/* allLRs - return true for all */
/*-----------------------------------------------------------------*/
static int
allLRs (symbol * sym, eBBlock * ebp, iCode * ic)
{
return 1;
}
/*-----------------------------------------------------------------*/
/* liveRangesWith - applies function to a given set of live range */
/*-----------------------------------------------------------------*/
static set *
liveRangesWith (bitVect * lrs,
int (func) (symbol *, eBBlock *, iCode *),
eBBlock * ebp, iCode * ic)
{
set *rset = NULL;
int i;
if (!lrs || !lrs->size)
return NULL;
for (i = 1; i < lrs->size; i++) {
symbol *sym;
if (!bitVectBitValue (lrs, i))
continue;
/* if we don't find it in the live range
hash table we are in serious trouble */
if (!(sym = hTabItemWithKey (liveRanges, i))) {
werror (E_INTERNAL_ERROR, __FILE__, __LINE__,
"liveRangesWith could not find liveRange");
exit (1);
}
if (func (sym, ebp, ic)
&& bitVectBitValue (_G.regAssigned,
sym->key)) addSetHead (&rset, sym);
}
return rset;
}
/*-----------------------------------------------------------------*/
/* leastUsedLR - given a set determines which is the least used */
/*-----------------------------------------------------------------*/
static symbol *
leastUsedLR (set * sset)
{
symbol *sym = NULL, *lsym = NULL;
sym = lsym = setFirstItem (sset);
if (!lsym)
return NULL;
for (; lsym; lsym = setNextItem (sset)) {
/* if usage is the same then prefer
the spill the smaller of the two */
if (lsym->used == sym->used)
if (getSize (lsym->type) < getSize (sym->type))
sym = lsym;
/* if less usage */
if (lsym->used < sym->used)
sym = lsym;
}
setToNull ((void *) &sset);
sym->blockSpil = 0;
return sym;
}
/*-----------------------------------------------------------------*/
/* noOverLap - will iterate through the list looking for over lap */
/*-----------------------------------------------------------------*/
static int
noOverLap (set * itmpStack, symbol * fsym)
{
symbol *sym;
for (sym = setFirstItem (itmpStack); sym;
sym = setNextItem (itmpStack)) {
if (sym->liveTo > fsym->liveFrom)
return 0;
}
return 1;
}
/*-----------------------------------------------------------------*/
/* isFree - will return 1 if the a free spil location is found */
/*-----------------------------------------------------------------*/
static
DEFSETFUNC (isFree)
{
symbol *sym = item;
V_ARG (symbol **, sloc);
V_ARG (symbol *, fsym);
/* if already found */
if (*sloc)
return 0;
/* if it is free && and the itmp assigned to
this does not have any overlapping live ranges
with the one currently being assigned and
the size can be accomodated */
if (sym->isFree &&
noOverLap (sym->usl.itmpStack, fsym) &&
getSize (sym->type) >= getSize (fsym->type)) {
*sloc = sym;
return 1;
}
return 0;
}
/*-----------------------------------------------------------------*/
/* createStackSpil - create a location on the stack to spil */
/*-----------------------------------------------------------------*/
static symbol *
createStackSpil (symbol * sym)
{
symbol *sloc = NULL;
int useXstack, model, noOverlay;
int stackAuto;
char slocBuffer[30];
/* first go try and find a free one that is already
existing on the stack */
if (applyToSet (_G.stackSpil, isFree, &sloc, sym)) {
/* found a free one : just update & return */
sym->usl.spillLoc = sloc;
sym->stackSpil = 1;
sloc->isFree = 0;
addSetHead (&sloc->usl.itmpStack, sym);
return sym;
}
/* could not then have to create one , this is the hard part
we need to allocate this on the stack : this is really a
hack!! but cannot think of anything better at this time */
if (sprintf (slocBuffer, "sloc%d", _G.slocNum++) >=
sizeof (slocBuffer)) {
fprintf (stderr,
"***Internal error: slocBuffer overflowed: %s:%d\n",
__FILE__, __LINE__);
exit (1);
}
sloc = newiTemp (slocBuffer);
/* set the type to the spilling symbol */
sloc->type = copyLinkChain (sym->type);
sloc->etype = getSpec (sloc->type);
SPEC_SCLS (sloc->etype) = S_AUTO;
SPEC_EXTR (sloc->etype) = 0;
/* we don't allow it to be allocated`
onto the external stack since : so we
temporarily turn it off ; we also
turn off memory model to prevent
the spil from going to the external storage
and turn off overlaying
*/
useXstack = options.useXstack;
model = options.model;
noOverlay = options.noOverlay;
stackAuto = options.stackAuto;
options.noOverlay = 1;
options.model = options.useXstack = 0;
allocLocal (sloc);
options.useXstack = useXstack;
options.model = model;
options.noOverlay = noOverlay;
options.stackAuto = stackAuto;
sloc->isref = 1; /* to prevent compiler warning */
/* if it is on the stack then update the stack */
if (IN_STACK (sloc->etype)) {
currFunc->stack += getSize (sloc->type);
_G.stackExtend += getSize (sloc->type);
}
else
_G.dataExtend += getSize (sloc->type);
/* add it to the _G.stackSpil set */
addSetHead (&_G.stackSpil, sloc);
sym->usl.spillLoc = sloc;
sym->stackSpil = 1;
/* add it to the set of itempStack set
of the spill location */
addSetHead (&sloc->usl.itmpStack, sym);
return sym;
}
/*-----------------------------------------------------------------*/
/* spillThis - spils a specific operand */
/*-----------------------------------------------------------------*/
static void
spillThis (symbol * sym)
{
int i;
/* if this is rematerializable or has a spillLocation
we are okay, else we need to create a spillLocation
for it */
if (!(sym->remat || sym->usl.spillLoc))
createStackSpil (sym);
/* mark it has spilt & put it in the spilt set */
sym->isspilt = 1;
_G.spiltSet = bitVectSetBit (_G.spiltSet, sym->key);
bitVectUnSetBit (_G.regAssigned, sym->key);
for (i = 0; i < sym->nRegs; i++)
if (sym->regs[i]) {
freeReg (sym->regs[i]);
sym->regs[i] = NULL;
}
if (sym->usl.spillLoc && !sym->remat)
sym->usl.spillLoc->allocreq = 1;
return;
}
/*-----------------------------------------------------------------*/
/* selectSpil - select a iTemp to spil : rather a simple procedure */
/*-----------------------------------------------------------------*/
static symbol *
selectSpil (iCode * ic, eBBlock * ebp, symbol * forSym)
{
bitVect *lrcs = NULL;
set *selectS;
symbol *sym;
/* get the spillable live ranges */
lrcs = computeSpillable (ic);
/* get all live ranges that are rematerizable */
if ((selectS = liveRangesWith (lrcs, rematable, ebp, ic))) {
/* return the least used of these */
return leastUsedLR (selectS);
}
/* if the symbol is local to the block then */
if (forSym->liveTo < ebp->lSeq) {
/* check if there are any live ranges allocated
to registers that are not used in this block */
if (!_G.blockSpil &&
(selectS =
liveRangesWith (lrcs, notUsedInBlock, ebp, ic))) {
sym = leastUsedLR (selectS);
/* if this is not rematerializable */
if (!sym->remat) {
_G.blockSpil++;
sym->blockSpil = 1;
}
return sym;
}
/* check if there are any live ranges that not
used in the remainder of the block */
if (!_G.blockSpil &&
!isiCodeInFunctionCall (ic) &&
(selectS =
liveRangesWith (lrcs, notUsedInRemaining, ebp, ic))) {
sym = leastUsedLR (selectS);
if (sym != forSym) {
if (!sym->remat) {
sym->remainSpil = 1;
_G.blockSpil++;
}
return sym;
}
}
}
/* find live ranges with spillocation && not used as pointers */
if ((selectS = liveRangesWith (lrcs, hasSpilLocnoUptr, ebp, ic))) {
sym = leastUsedLR (selectS);
/* mark this as allocation required */
sym->usl.spillLoc->allocreq = 1;
return sym;
}
/* find live ranges with spillocation */
if ((selectS = liveRangesWith (lrcs, hasSpilLoc, ebp, ic))) {
sym = leastUsedLR (selectS);
sym->usl.spillLoc->allocreq = 1;
return sym;
}
/* couldn't find then we need to create a spil
location on the stack , for which one? the least
used ofcourse */
if ((selectS = liveRangesWith (lrcs, noSpilLoc, ebp, ic))) {
/* return a created spil location */
sym = createStackSpil (leastUsedLR (selectS));
sym->usl.spillLoc->allocreq = 1;
return sym;
}
/* this is an extreme situation we will spill
this one : happens very rarely but it does happen */
spillThis (forSym);
return forSym;
}
/*-----------------------------------------------------------------*/
/* spilSomething - spil some variable & mark registers as free */
/*-----------------------------------------------------------------*/
static bool
spilSomething (iCode * ic, eBBlock * ebp, symbol * forSym)
{
symbol *ssym;
int i;
/* get something we can spil */
ssym = selectSpil (ic, ebp, forSym);
/* mark it as spilt */
ssym->isspilt = 1;
_G.spiltSet = bitVectSetBit (_G.spiltSet, ssym->key);
/* mark it as not register assigned &
take it away from the set */
bitVectUnSetBit (_G.regAssigned, ssym->key);
/* mark the registers as free */
for (i = 0; i < ssym->nRegs; i++)
if (ssym->regs[i])
freeReg (ssym->regs[i]);
/* if this was a block level spil then insert push & pop
at the start & end of block respectively */
if (ssym->blockSpil) {
iCode *nic = newiCode (IPUSH, operandFromSymbol (ssym), NULL);
/* add push to the start of the block */
addiCodeToeBBlock (ebp, nic, (ebp->sch->op == LABEL ?
ebp->sch->next : ebp->sch));
nic = newiCode (IPOP, operandFromSymbol (ssym), NULL);
/* add pop to the end of the block */
addiCodeToeBBlock (ebp, nic, NULL);
}
/* if spilt because not used in the remainder of the
block then add a push before this instruction and
a pop at the end of the block */
if (ssym->remainSpil) {
iCode *nic = newiCode (IPUSH, operandFromSymbol (ssym), NULL);
/* add push just before this instruction */
addiCodeToeBBlock (ebp, nic, ic);
nic = newiCode (IPOP, operandFromSymbol (ssym), NULL);
/* add pop to the end of the block */
addiCodeToeBBlock (ebp, nic, NULL);
}
if (ssym == forSym)
return FALSE;
else
return TRUE;
}
/*-----------------------------------------------------------------*/
/* getRegPtr - will try for PTR if not a GPR type if not spil */
/*-----------------------------------------------------------------*/
static regs *
getRegPtr (iCode * ic, eBBlock * ebp, symbol * sym)
{
regs *reg;
tryAgain:
/* try for a ptr type */
if ((reg = allocReg (REG_PTR|REG_PAIR)))
return reg;
/* try for gpr type / pair */
if ((reg = allocReg (REG_GPR|REG_PAIR)))
return reg;
/* try for gpr type */
if ((reg = allocReg (REG_GPR)))
return reg;
/* we have to spil */
if (!spilSomething (ic, ebp, sym))
return NULL;
/* this looks like an infinite loop but
in reality selectSpil will abort */
goto tryAgain;
}
/*-----------------------------------------------------------------*/
/* getRegScr - will try for SCR if not a GPR type if not spil */
/*-----------------------------------------------------------------*/
static regs *
getRegScr (iCode * ic, eBBlock * ebp, symbol * sym)
{
regs *reg;
tryAgain:
/* try for a scratch non-pair */
if ((reg = allocReg (REG_SCR)))
return reg;
if ((reg = allocReg (REG_GPR)))
return reg;
/* we have to spil */
if (!spilSomething (ic, ebp, sym))
return NULL;
/* this looks like an infinite loop but
in really selectSpil will abort */
goto tryAgain;
}
/*-----------------------------------------------------------------*/
/* getRegGpr - will try for GPR if not spil */
/*-----------------------------------------------------------------*/
static regs *
getRegGpr (iCode * ic, eBBlock * ebp, symbol * sym )
{
regs *reg;
tryAgain:
/* try for gpr type */
if ((reg = allocReg (REG_GPR)))
return reg;
if (!avr_ptrRegReq)
if ((reg = allocReg (REG_PTR)))
return reg;
/* we have to spil */
if (!spilSomething (ic, ebp, sym))
return NULL;
/* this looks like an infinite loop but
in reality selectSpil will abort */
goto tryAgain;
}
/*-----------------------------------------------------------------*/
/* symHasReg - symbol has a given register */
/*-----------------------------------------------------------------*/
static bool
symHasReg (symbol * sym, regs * reg)
{
int i;
for (i = 0; i < sym->nRegs; i++)
if (sym->regs[i] == reg)
return TRUE;
return FALSE;
}
/*-----------------------------------------------------------------*/
/* deassignLRs - check the live to and if they have registers & are */
/* not spilt then free up the registers */
/*-----------------------------------------------------------------*/
static void
deassignLRs (iCode * ic, eBBlock * ebp)
{
symbol *sym;
int k;
symbol *result;
for (sym = hTabFirstItem (liveRanges, &k); sym;
sym = hTabNextItem (liveRanges, &k)) {
symbol *psym = NULL;
/* if it does not end here */
if (sym->liveTo > ic->seq)
continue;
/* if it was spilt on stack then we can
mark the stack spil location as free */
if (sym->isspilt) {
if (sym->stackSpil) {
sym->usl.spillLoc->isFree = 1;
sym->stackSpil = 0;
}
continue;
}
if (!bitVectBitValue (_G.regAssigned, sym->key))
continue;
/* special case check if this is an IFX &
the privious one was a pop and the
previous one was not spilt then keep track
of the symbol */
if (ic->op == IFX && ic->prev &&
ic->prev->op == IPOP &&
!ic->prev->parmPush &&
!OP_SYMBOL (IC_LEFT (ic->prev))->isspilt)
psym = OP_SYMBOL (IC_LEFT (ic->prev));
if (sym->nRegs) {
int i = 0;
bitVectUnSetBit (_G.regAssigned, sym->key);
/* if the result of this one needs registers
and does not have it then assign it right
away */
if (IC_RESULT (ic) && !(SKIP_IC2 (ic) || /* not a special icode */
ic->op == JUMPTABLE ||
ic->op == IFX ||
ic->op == IPUSH ||
ic->op == IPOP ||
ic->op == RETURN ||
POINTER_SET (ic)) &&
(result = OP_SYMBOL (IC_RESULT (ic))) && /* has a result */
result->liveTo > ic->seq && /* and will live beyond this */
result->liveTo <= ebp->lSeq && /* does not go beyond this block */
result->liveFrom == ic->seq && /* does not start before here */
result->regType == sym->regType && /* same register types */
result->nRegs && /* which needs registers */
!result->isspilt && /* and does not already have them */
!result->remat &&
!bitVectBitValue (_G.regAssigned, result->key) &&
/* the number of free regs + number of regs in this LR
can accomodate the what result Needs */
((nfreeRegsType (result->regType) + sym->nRegs) >= result->nRegs)) {
for (i = 0; i < result->nRegs; i++) {
if (i < sym->nRegs)
result->regs[i] = sym->regs[i];
else if (result->regType == REG_SCR)
result->regs[i] = getRegScr (ic, ebp, result);
else
result->regs[i] = getRegGpr (ic, ebp, result);
}
_G.regAssigned = bitVectSetBit (_G.regAssigned, result->key);
}
/* free the remaining */
for (; i < sym->nRegs; i++) {
if (psym) {
if (!symHasReg (psym, sym->regs[i]))
freeReg (sym->regs[i]);
}
else freeReg (sym->regs[i]);
}
}
}
}
/*-----------------------------------------------------------------*/
/* reassignLR - reassign this to registers */
/*-----------------------------------------------------------------*/
static void
reassignLR (operand * op)
{
symbol *sym = OP_SYMBOL (op);
int i;
/* not spilt any more */
sym->isspilt = sym->blockSpil = sym->remainSpil = 0;
bitVectUnSetBit (_G.spiltSet, sym->key);
_G.regAssigned = bitVectSetBit (_G.regAssigned, sym->key);
_G.blockSpil--;
for (i = 0; i < sym->nRegs; i++)
sym->regs[i]->isFree = 0;
}
/*-----------------------------------------------------------------*/
/* willCauseSpill - determines if allocating will cause a spill */
/*-----------------------------------------------------------------*/
static int
willCauseSpill (int nr, int rt)
{
/* first check if there are any avlb registers
of te type required */
if (rt == REG_PTR) {
/* special case for pointer type
if pointer type not avlb then
check for type gpr */
if (nFreeRegs (rt) >= nr)
return 0;
if (nFreeRegs (REG_GPR) >= nr)
return 0;
}
else {
if (avr_ptrRegReq) {
if (nFreeRegs (rt) >= nr)
return 0;
}
else {
if (nFreeRegs (REG_PTR) + nFreeRegs (REG_GPR) >= nr)
return 0;
}
}
/* it will cause a spil */
return 1;
}
/*-----------------------------------------------------------------*/
/* positionRegs - the allocator can allocate same registers to res- */
/* ult and operand, if this happens make sure they are in the same */
/* position as the operand otherwise chaos results */
/*-----------------------------------------------------------------*/
static void
positionRegs (symbol * result, symbol * opsym, int lineno)
{
int count = min (result->nRegs, opsym->nRegs);
int i, j = 0, shared = 0;
/* if the result has been spilt then cannot share */
if (opsym->isspilt)
return;
again:
shared = 0;
/* first make sure that they actually share */
for (i = 0; i < count; i++) {
for (j = 0; j < count; j++) {
if (result->regs[i] == opsym->regs[j] && i != j) {
shared = 1;
goto xchgPositions;
}
}
}
xchgPositions:
if (shared) {
regs *tmp = result->regs[i];
result->regs[i] = result->regs[j];
result->regs[j] = tmp;
goto again;
}
}
/*-----------------------------------------------------------------*/
/* needsPair - heuristic to determine if a pair would be good */
/*-----------------------------------------------------------------*/
static int needsPair (iCode *ic)
{
symbol *sym = OP_SYMBOL(IC_RESULT(ic));
bitVect *uses_defs =
bitVectUnion(OP_USES (IC_RESULT(ic)),OP_DEFS(IC_RESULT(ic)));
/* if size is less than 2 then NO */
if (sym->nRegs < 2) return 0;
/* if type Pointer then YES */
if (IS_PTR(sym->type)) return 1;
/* go thru the usages of this operand if used with
a constant then yes */
while (!bitVectIsZero(uses_defs)) {
int ikey = bitVectFirstBit(uses_defs);
iCode *uic = hTabItemWithKey(iCodehTab,ikey);
sym_link *otype = NULL;
bitVectUnSetBit(uses_defs,ikey);
if (!uic) continue;
otype = (IC_RIGHT(uic) ? operandType(IC_RIGHT(uic)) : NULL);
if (otype && IS_LITERAL(otype)) return 1;
}
return 0;
}
/*-----------------------------------------------------------------*/
/* serialRegAssign - serially allocate registers to the variables */
/*-----------------------------------------------------------------*/
static void
serialRegAssign (eBBlock ** ebbs, int count)
{
int i;
/* for all blocks */
for (i = 0; i < count; i++) {
iCode *ic;
if (ebbs[i]->noPath &&
(ebbs[i]->entryLabel != entryLabel &&
ebbs[i]->entryLabel != returnLabel))
continue;
/* of all instructions do */
for (ic = ebbs[i]->sch; ic; ic = ic->next) {
/* if this is an ipop that means some live
range will have to be assigned again */
if (ic->op == IPOP)
reassignLR (IC_LEFT (ic));
/* if result is present && is a true symbol */
if (IC_RESULT (ic) && ic->op != IFX &&
IS_TRUE_SYMOP (IC_RESULT (ic)))
OP_SYMBOL (IC_RESULT (ic))->allocreq = 1;
/* take away registers from live
ranges that end at this instruction */
deassignLRs (ic, ebbs[i]);
/* some don't need registers */
if (SKIP_IC2 (ic) ||
ic->op == JUMPTABLE ||
ic->op == IFX ||
ic->op == IPUSH ||
ic->op == IPOP ||
(IC_RESULT (ic) && POINTER_SET (ic))) continue;
/* now we need to allocate registers
only for the result */
if (IC_RESULT (ic)) {
symbol *sym = OP_SYMBOL (IC_RESULT (ic));
bitVect *spillable;
int willCS;
int j=0;
/* Make sure any spill location is definately allocated */
if (sym->isspilt && !sym->remat && sym->usl.spillLoc &&
!sym->usl.spillLoc->allocreq) {
sym->usl.spillLoc->allocreq++;
}
/* if it does not need or is spilt
or is already assigned to registers
or will not live beyond this instructions */
if (!sym->nRegs ||
sym->isspilt ||
bitVectBitValue (_G.regAssigned, sym->key)
|| sym->liveTo <= ic->seq)
continue;
/* if some liverange has been spilt at the block level
and this one live beyond this block then spil this
to be safe */
if (_G.blockSpil
&& sym->liveTo > ebbs[i]->lSeq) {
spillThis (sym);
continue;
}
/* if trying to allocate this will cause
a spill and there is nothing to spill
or this one is rematerializable then
spill this one */
willCS =
willCauseSpill (sym->nRegs,
sym->regType);
spillable = computeSpillable (ic);
if (sym->remat || (willCS && bitVectIsZero (spillable))) {
spillThis (sym);
continue;
}
/* If the live range preceeds the point of definition
then ideally we must take into account registers that
have been allocated after sym->liveFrom but freed
before ic->seq. This is complicated, so spill this
symbol instead and let fillGaps handle the allocation. */
if (sym->liveFrom < ic->seq)
{
spillThis (sym);
continue;
}
/* if it has a spillocation & is used less than
all other live ranges then spill this */
if (willCS) {
if (sym->usl.spillLoc) {
symbol *leastUsed = leastUsedLR (liveRangesWith (spillable,
allLRs, ebbs[i], ic));
if (leastUsed && leastUsed->used > sym->used) {
spillThis (sym);
continue;
}
} else {
/* if none of the liveRanges have a spillLocation then better
to spill this one than anything else already assigned to registers */
if (liveRangesWith(spillable,noSpilLoc,ebbs[i],ic)) {
spillThis (sym);
continue;
}
}
}
/* we assign registers to it */
_G.regAssigned = bitVectSetBit (_G.regAssigned, sym->key);
if (needsPair(ic)) {
short regtype ;
regs *preg;
if (sym->regType == REG_PTR) regtype = REG_PTR;
else if (sym->regType == REG_SCR) regtype = REG_SCR;
else regtype = REG_GPR;
preg = allocRegPair(regtype);
if (preg) {
sym->regs[j++] = preg;
sym->regs[j++] = ®sAVR[preg->rIdx+1];
}
}
for (; j < sym->nRegs; j++) {
if (sym->regType == REG_PTR)
sym->regs[j] = getRegPtr (ic, ebbs[i], sym);
else if (sym->regType == REG_SCR)
sym->regs[j] = getRegScr (ic, ebbs[i], sym);
else
sym->regs[j] = getRegGpr (ic, ebbs[i], sym);
/* if the allocation falied which means
this was spilt then break */
if (!sym->regs[j]) break;
}
/* if it shares registers with operands make sure
that they are in the same position */
if (IC_LEFT (ic) && IS_SYMOP (IC_LEFT (ic)) &&
OP_SYMBOL (IC_LEFT (ic))->nRegs
&& ic->op != '=')
positionRegs (OP_SYMBOL (IC_RESULT (ic)),
OP_SYMBOL (IC_LEFT (ic)), ic->lineno);
/* do the same for the right operand */
if (IC_RIGHT (ic) && IS_SYMOP (IC_RIGHT (ic))
&& OP_SYMBOL (IC_RIGHT (ic))->nRegs)
positionRegs (OP_SYMBOL (IC_RESULT (ic)),
OP_SYMBOL (IC_RIGHT (ic)), ic->lineno);
}
}
}
}
/*-----------------------------------------------------------------*/
/* rUmaskForOp :- returns register mask for an operand */
/*-----------------------------------------------------------------*/
static bitVect *
rUmaskForOp (operand * op)
{
bitVect *rumask;
symbol *sym;
int j;
/* only temporaries are assigned registers */
if (!IS_ITEMP (op))
return NULL;
sym = OP_SYMBOL (op);
/* if spilt or no registers assigned to it
then nothing */
if (sym->isspilt || !sym->nRegs)
return NULL;
rumask = newBitVect (avr_nRegs);
for (j = 0; j < sym->nRegs; j++) {
rumask = bitVectSetBit (rumask, sym->regs[j]->rIdx);
}
return rumask;
}
/*-----------------------------------------------------------------*/
/* regsUsedIniCode :- returns bit vector of registers used in iCode */
/*-----------------------------------------------------------------*/
static bitVect *
regsUsedIniCode (iCode * ic)
{
bitVect *rmask = newBitVect (avr_nRegs);
/* do the special cases first */
if (ic->op == IFX) {
rmask = bitVectUnion (rmask, rUmaskForOp (IC_COND (ic)));
goto ret;
}
/* for the jumptable */
if (ic->op == JUMPTABLE) {
rmask = bitVectUnion (rmask, rUmaskForOp (IC_JTCOND (ic)));
goto ret;
}
/* of all other cases */
if (IC_LEFT (ic))
rmask = bitVectUnion (rmask, rUmaskForOp (IC_LEFT (ic)));
if (IC_RIGHT (ic))
rmask = bitVectUnion (rmask, rUmaskForOp (IC_RIGHT (ic)));
if (IC_RESULT (ic))
rmask = bitVectUnion (rmask, rUmaskForOp (IC_RESULT (ic)));
ret:
return rmask;
}
/*-----------------------------------------------------------------*/
/* createRegMask - for each instruction will determine the regsUsed */
/*-----------------------------------------------------------------*/
static void
createRegMask (eBBlock ** ebbs, int count)
{
int i;
/* for all blocks */
for (i = 0; i < count; i++) {
iCode *ic;
if (ebbs[i]->noPath &&
(ebbs[i]->entryLabel != entryLabel &&
ebbs[i]->entryLabel != returnLabel))
continue;
/* for all instructions */
for (ic = ebbs[i]->sch; ic; ic = ic->next) {
int j;
if (SKIP_IC2 (ic) || !ic->rlive)
continue;
/* first mark the registers used in this
instruction */
ic->rUsed = regsUsedIniCode (ic);
_G.funcrUsed = bitVectUnion (_G.funcrUsed, ic->rUsed);
/* now create the register mask for those
registers that are in use : this is a
super set of ic->rUsed */
ic->rMask = newBitVect (avr_nRegs + 1);
/* for all live Ranges alive at this point */
for (j = 1; j < ic->rlive->size; j++) {
symbol *sym;
int k;
/* if not alive then continue */
if (!bitVectBitValue (ic->rlive, j))
continue;
/* find the live range we are interested in */
if (!(sym = hTabItemWithKey (liveRanges, j))) {
werror (E_INTERNAL_ERROR, __FILE__,
__LINE__,
"createRegMask cannot find live range");
exit (0);
}
/* if no register assigned to it */
if (!sym->nRegs || sym->isspilt)
continue;
/* for all the registers allocated to it */
for (k = 0; k < sym->nRegs; k++) {
if (sym->regs[k]) {
int rIdx = sym->regs[k]->rIdx;
ic->rMask = bitVectSetBit (ic-> rMask,rIdx);
/* special case for X & Z registers */
if (rIdx == R26_IDX || rIdx == R27_IDX)
ic->rMask = bitVectSetBit (ic->rMask, X_IDX);
if (rIdx == R30_IDX || rIdx == R31_IDX)
ic->rMask = bitVectSetBit (ic->rMask, Z_IDX);
}
}
}
}
}
}
/*-----------------------------------------------------------------*/
/* regTypeNum - computes the type & number of registers required */
/*-----------------------------------------------------------------*/
static void
regTypeNum ()
{
symbol *sym;
int k;
iCode *ic;
/* for each live range do */
for (sym = hTabFirstItem (liveRanges, &k); sym;
sym = hTabNextItem (liveRanges, &k)) {
/* if used zero times then no registers needed */
if ((sym->liveTo - sym->liveFrom) == 0)
continue;
/* if the live range is a temporary */
if (sym->isitmp) {
/* if the type is marked as a conditional */
if (sym->regType == REG_CND)
continue;
/* if used in return only then we don't
need registers */
if (sym->ruonly || sym->accuse) {
if (IS_AGGREGATE (sym->type) || sym->isptr)
sym->type =
aggrToPtr (sym->type, FALSE);
continue;
}
/* if the symbol has only one definition &
that definition is a get_pointer and the
pointer we are getting is rematerializable and
in "data" space */
if (bitVectnBitsOn (sym->defs) == 1 &&
(ic = hTabItemWithKey (iCodehTab, bitVectFirstBit (sym-> defs)))
&& POINTER_GET (ic) && !IS_BITVAR (sym->etype)) {
/* if in data space or idata space then try to
allocate pointer register */
}
/* if not then we require registers */
sym->nRegs =
((IS_AGGREGATE (sym->type) || sym->isptr) ?
getSize (sym->type =
aggrToPtr (sym->type,
FALSE)) : getSize (sym->
type));
if (sym->nRegs > 4) {
fprintf (stderr,
"allocated more than 4 or 0 registers for type ");
printTypeChain (sym->type, stderr);
fprintf (stderr, "\n");
}
/* determine the type of register required */
if (sym->nRegs == 2 && /* size is two */
IS_PTR (sym->type) && /* is a pointer */
sym->uptr) { /* has pointer usage i.e. get/set pointer */
sym->regType = REG_PTR;
avr_ptrRegReq++;
}
else {
/* live accross a function call then gpr else scratch */
if (sym->isLiveFcall)
sym->regType = REG_GPR;
else
sym->regType = REG_SCR;
}
}
else
/* for the first run we don't provide */
/* registers for true symbols we will */
/* see how things go */
sym->nRegs = 0;
}
}
/*-----------------------------------------------------------------*/
/* deallocStackSpil - this will set the stack pointer back */
/*-----------------------------------------------------------------*/
static
DEFSETFUNC (deallocStackSpil)
{
symbol *sym = item;
deallocLocal (sym);
return 0;
}
/*-----------------------------------------------------------------*/
/* packRegsForAssign - register reduction for assignment */
/*-----------------------------------------------------------------*/
static int
packRegsForAssign (iCode * ic, eBBlock * ebp)
{
iCode *dic, *sic;
if (!IS_ITEMP (IC_RIGHT (ic)) ||
OP_SYMBOL (IC_RIGHT (ic))->isind ||
OP_LIVETO (IC_RIGHT (ic)) > ic->seq) {
return 0;
}
/* find the definition of iTempNN scanning backwards if we find a
a use of the true symbol in before we find the definition then
we cannot */
for (dic = ic->prev; dic; dic = dic->prev) {
/* if there is a function call and this is
a parameter & not my parameter then don't pack it */
if ((dic->op == CALL || dic->op == PCALL) &&
(OP_SYMBOL (IC_RESULT (ic))->_isparm &&
!OP_SYMBOL (IC_RESULT (ic))->ismyparm)) {
dic = NULL;
break;
}
if (SKIP_IC2 (dic))
continue;
if (IS_TRUE_SYMOP (IC_RESULT (dic)) &&
IS_OP_VOLATILE (IC_RESULT (dic))) {
dic = NULL;
break;
}
if (IS_SYMOP (IC_RESULT (dic)) &&
IC_RESULT (dic)->key == IC_RIGHT (ic)->key) {
if (POINTER_SET (dic))
dic = NULL;
break;
}
if (IS_SYMOP (IC_RIGHT (dic)) &&
(IC_RIGHT (dic)->key == IC_RESULT (ic)->key ||
IC_RIGHT (dic)->key == IC_RIGHT (ic)->key)) {
dic = NULL;
break;
}
if (IS_SYMOP (IC_LEFT (dic)) &&
(IC_LEFT (dic)->key == IC_RESULT (ic)->key ||
IC_LEFT (dic)->key == IC_RIGHT (ic)->key)) {
dic = NULL;
break;
}
if (POINTER_SET (dic) &&
IC_RESULT (dic)->key == IC_RESULT (ic)->key) {
dic = NULL;
break;
}
}
if (!dic)
return 0; /* did not find */
/* if the result is on stack or iaccess then it must be
the same atleast one of the operands */
if (OP_SYMBOL (IC_RESULT (ic))->onStack ||
OP_SYMBOL (IC_RESULT (ic))->iaccess) {
/* the operation has only one symbol
operator then we can pack */
if ((IC_LEFT (dic) && !IS_SYMOP (IC_LEFT (dic))) ||
(IC_RIGHT (dic) && !IS_SYMOP (IC_RIGHT (dic))))
goto pack;
if (!((IC_LEFT (dic) &&
IC_RESULT (ic)->key == IC_LEFT (dic)->key) ||
(IC_RIGHT (dic) &&
IC_RESULT (ic)->key == IC_RIGHT (dic)->key))) return 0;
}
pack:
/* if in far space & tru symbol then don't */
if ((IS_TRUE_SYMOP (IC_RESULT (ic)))
&& isOperandInFarSpace (IC_RESULT (ic))) return 0;
/* found the definition */
/* replace the result with the result of */
/* this assignment and remove this assignment */
IC_RESULT (dic) = IC_RESULT (ic);
if (IS_ITEMP (IC_RESULT (dic))
&& OP_SYMBOL (IC_RESULT (dic))->liveFrom > dic->seq) {
OP_SYMBOL (IC_RESULT (dic))->liveFrom = dic->seq;
}
/* delete from liverange table also
delete from all the points inbetween and the new
one */
for (sic = dic; sic != ic; sic = sic->next) {
bitVectUnSetBit (sic->rlive, IC_RESULT (ic)->key);
if (IS_ITEMP (IC_RESULT (dic)))
bitVectSetBit (sic->rlive, IC_RESULT (dic)->key);
}
remiCodeFromeBBlock (ebp, ic);
hTabDeleteItem (&iCodehTab, ic->key, ic, DELETE_ITEM, NULL);
return 1;
}
/*-----------------------------------------------------------------*/
/* packRegsForOneuse : - will reduce some registers for single Use */
/*-----------------------------------------------------------------*/
static iCode *
packRegsForOneuse (iCode * ic, operand * op, eBBlock * ebp)
{
bitVect *uses;
iCode *dic, *sic;
/* if returning a literal then do nothing */
if (!IS_SYMOP (op))
return NULL;
/* returns only */
if (ic->op != RETURN)
return NULL;
/* this routine will mark the a symbol as used in one
instruction use only && if the defintion is local
(ie. within the basic block) && has only one definition &&
that definiion is either a return value from a
function or does not contain any variables in
far space */
uses = bitVectCopy (OP_USES (op));
bitVectUnSetBit (uses, ic->key); /* take away this iCode */
if (!bitVectIsZero (uses)) /* has other uses */
return NULL;
/* if it has only one defintion */
if (bitVectnBitsOn (OP_DEFS (op)) > 1)
return NULL; /* has more than one definition */
/* get the that definition */
if (!(dic =
hTabItemWithKey (iCodehTab,
bitVectFirstBit (OP_DEFS (op))))) return NULL;
/* found the definition now check if it is local */
if (dic->seq < ebp->fSeq || dic->seq > ebp->lSeq)
return NULL; /* non-local */
/* now check if it is the return from
a function call */
if (dic->op == CALL || dic->op == PCALL) {
if (ic->op != SEND && ic->op != RETURN &&
!POINTER_SET(ic) && !POINTER_GET(ic)) {
OP_SYMBOL (op)->ruonly = 1;
return dic;
}
dic = dic->next;
}
/* otherwise check that the definition does
not contain any symbols in far space */
if (IS_OP_RUONLY (IC_LEFT (ic)) || IS_OP_RUONLY (IC_RIGHT (ic))) {
return NULL;
}
/* if pointer set then make sure the pointer
is one byte */
if (POINTER_SET (dic) &&
!IS_DATA_PTR (aggrToPtr (operandType (IC_RESULT (dic)), FALSE)))
return NULL;
if (POINTER_GET (dic) &&
!IS_DATA_PTR (aggrToPtr (operandType (IC_LEFT (dic)), FALSE)))
return NULL;
sic = dic;
/* also make sure the intervenening instructions
don't have any thing in far space */
for (dic = dic->next; dic && dic != ic; dic = dic->next) {
/* if there is an intervening function call then no */
if (dic->op == CALL || dic->op == PCALL)
return NULL;
/* if pointer set then make sure the pointer
is one byte */
if (POINTER_SET (dic) &&
!IS_DATA_PTR (aggrToPtr
(operandType (IC_RESULT (dic)),
FALSE))) return NULL;
if (POINTER_GET (dic) &&
!IS_DATA_PTR (aggrToPtr
(operandType (IC_LEFT (dic)),
FALSE))) return NULL;
/* if address of & the result is remat the okay */
if (dic->op == ADDRESS_OF &&
OP_SYMBOL (IC_RESULT (dic))->remat) continue;
/* if operand has size of three or more & this
operation is a '*','/' or '%' then 'b' may
cause a problem */
if ((dic->op == '%' || dic->op == '/' || dic->op == '*') &&
getSize (operandType (op)) >= 3)
return NULL;
/* if left or right or result is in far space */
if (IS_OP_RUONLY (IC_LEFT (dic)) ||
IS_OP_RUONLY (IC_RIGHT (dic)) ||
IS_OP_RUONLY (IC_RESULT (dic))) {
return NULL;
}
}
OP_SYMBOL (op)->ruonly = 1;
return sic;
}
/*-----------------------------------------------------------------*/
/* isBitwiseOptimizable - requirements of JEAN LOUIS VERN */
/*-----------------------------------------------------------------*/
static bool
isBitwiseOptimizable (iCode * ic)
{
sym_link *ltype = getSpec (operandType (IC_LEFT (ic)));
sym_link *rtype = getSpec (operandType (IC_RIGHT (ic)));
/* bitwise operations are considered optimizable
under the following conditions (Jean-Louis VERN)
x & lit
bit & bit
bit & x
bit ^ bit
bit ^ x
x ^ lit
x | lit
bit | bit
bit | x
*/
if (IS_LITERAL (rtype) ||
(IS_BITVAR (ltype) && IN_BITSPACE (SPEC_OCLS (ltype))))
return TRUE;
else
return FALSE;
}
/*-----------------------------------------------------------------*/
/* packRegisters - does some transformations to reduce register */
/* pressure */
/*-----------------------------------------------------------------*/
static void
packRegisters (eBBlock * ebp)
{
iCode *ic;
int change = 0;
while (1) {
change = 0;
/* look for assignments of the form */
/* iTempNN = TRueSym (someoperation) SomeOperand */
/* .... */
/* TrueSym := iTempNN:1 */
for (ic = ebp->sch; ic; ic = ic->next) {
/* find assignment of the form TrueSym := iTempNN:1 */
if (ic->op == '=' && !POINTER_SET (ic))
change += packRegsForAssign (ic, ebp);
}
if (!change)
break;
}
for (ic = ebp->sch; ic; ic = ic->next) {
/* if this is an itemp & result of a address of a true sym
then mark this as rematerialisable */
if (ic->op == ADDRESS_OF &&
IS_ITEMP (IC_RESULT (ic)) &&
IS_TRUE_SYMOP (IC_LEFT (ic)) &&
bitVectnBitsOn (OP_DEFS (IC_RESULT (ic))) == 1 &&
!OP_SYMBOL (IC_LEFT (ic))->onStack) {
OP_SYMBOL (IC_RESULT (ic))->remat = 1;
OP_SYMBOL (IC_RESULT (ic))->rematiCode = ic;
OP_SYMBOL (IC_RESULT (ic))->usl.spillLoc = NULL;
}
/* if straight assignment then carry remat flag if
this is the only definition */
if (ic->op == '=' &&
!POINTER_SET (ic) &&
IS_SYMOP (IC_RIGHT (ic)) &&
OP_SYMBOL (IC_RIGHT (ic))->remat &&
bitVectnBitsOn (OP_SYMBOL (IC_RESULT (ic))->defs) <= 1) {
OP_SYMBOL (IC_RESULT (ic))->remat =
OP_SYMBOL (IC_RIGHT (ic))->remat;
OP_SYMBOL (IC_RESULT (ic))->rematiCode =
OP_SYMBOL (IC_RIGHT (ic))->rematiCode;
}
/* if this is a +/- operation with a rematerizable
then mark this as rematerializable as well only
if the literal value is within the range -255 and + 255
the assembler cannot handle it other wise */
if ((ic->op == '+' || ic->op == '-') &&
(IS_SYMOP (IC_LEFT (ic)) &&
IS_ITEMP (IC_RESULT (ic)) &&
OP_SYMBOL (IC_LEFT (ic))->remat &&
bitVectnBitsOn (OP_DEFS (IC_RESULT (ic))) == 1 &&
IS_OP_LITERAL (IC_RIGHT (ic)))) {
int i = (int) operandLitValue (IC_RIGHT (ic));
if (i < 255 && i > -255) {
OP_SYMBOL (IC_RESULT (ic))->remat = 1;
OP_SYMBOL (IC_RESULT (ic))->rematiCode = ic;
OP_SYMBOL (IC_RESULT (ic))->usl.spillLoc =
NULL;
}
}
/* mark the pointer usages */
if (POINTER_SET (ic))
OP_SYMBOL (IC_RESULT (ic))->uptr = 1;
if (POINTER_GET (ic)) {
OP_SYMBOL (IC_LEFT (ic))->uptr = 1;
if (OP_SYMBOL (IC_LEFT(ic))->remat)
OP_SYMBOL (IC_RESULT (ic))->usl.spillLoc = NULL;
}
/* if the condition of an if instruction
is defined in the previous instruction then
mark the itemp as a conditional */
if ((IS_CONDITIONAL (ic) ||
((ic->op == BITWISEAND ||
ic->op == '|' ||
ic->op == '^') &&
isBitwiseOptimizable (ic))) &&
ic->next && ic->next->op == IFX &&
isOperandEqual (IC_RESULT (ic), IC_COND (ic->next)) &&
OP_SYMBOL (IC_RESULT (ic))->liveTo <= ic->next->seq) {
OP_SYMBOL (IC_RESULT (ic))->regType = REG_CND;
continue;
}
/* some cases the redundant moves can
can be eliminated for return statements */
if ((ic->op == RETURN || ic->op == SEND))
packRegsForOneuse (ic, IC_LEFT (ic), ebp);
/* if this is cast for intergral promotion then
check if only use of the definition of the
operand being casted/ if yes then replace
the result of that arithmetic operation with
this result and get rid of the cast */
if (ic->op == CAST) {
sym_link *fromType = operandType (IC_RIGHT (ic));
sym_link *toType = operandType (IC_LEFT (ic));
if (IS_INTEGRAL (fromType) && IS_INTEGRAL (toType) &&
getSize (fromType) != getSize (toType) &&
SPEC_USIGN (fromType) == SPEC_USIGN (toType)) {
iCode *dic =
packRegsForOneuse (ic, IC_RIGHT (ic),
ebp);
if (dic) {
if (IS_ARITHMETIC_OP (dic)) {
IC_RESULT (dic) =
IC_RESULT (ic);
remiCodeFromeBBlock (ebp, ic);
hTabDeleteItem (&iCodehTab,
ic->key, ic,
DELETE_ITEM,
NULL);
ic = ic->prev;
}
else
OP_SYMBOL (IC_RIGHT (ic))->
ruonly = 0;
}
}
else {
/* if the type from and type to are the same
then if this is the only use then packit */
if (compareType (operandType (IC_RIGHT (ic)),
operandType (IC_LEFT (ic))) ==
1) {
iCode *dic =
packRegsForOneuse (ic,
IC_RIGHT
(ic), ebp);
if (dic) {
IC_RESULT (dic) =
IC_RESULT (ic);
remiCodeFromeBBlock (ebp, ic);
hTabDeleteItem (&iCodehTab,
ic->key, ic,
DELETE_ITEM,
NULL);
ic = ic->prev;
}
}
}
}
}
}
/*-----------------------------------------------------------------*/
/* preAssignParms - we have a leaf function preassign registers */
/*-----------------------------------------------------------------*/
static void
preAssignParms (iCode * ic)
{
int i = R16_IDX;
/* look for receives and assign registers
to the result of the receives */
while (ic) {
/* if it is a receive */
if (ic->op == RECEIVE) {
symbol *r = OP_SYMBOL (IC_RESULT (ic));
int size = getSize (r->type);
if (r->regType == REG_GPR || r->regType == REG_SCR) {
int j = 0;
while (size--) {
r->regs[j++] = ®sAVR[i++];
regsAVR[i - 1].isFree = 0;
}
/* put in the regassigned vector */
_G.regAssigned =
bitVectSetBit (_G.regAssigned,
r->key);
}
else {
/* not a GPR then we should mark as free */
while (size--) {
regsAVR[i++].isFree = 1;
}
}
}
ic = ic->next;
}
/* mark anything remaining as free */
while (i <= R23_IDX)
regsAVR[i++].isFree = 1;
}
/*-----------------------------------------------------------------*/
/* setdefaultRegs - do setup stuff for register allocation */
/*-----------------------------------------------------------------*/
static void
setDefaultRegs (eBBlock ** ebbs, int count)
{
int i;
/* if no pointer registers required in this function
then mark r26-27 & r30-r31 as GPR & free */
regsAVR[R26_IDX].isFree =
regsAVR[R27_IDX].isFree =
regsAVR[R30_IDX].isFree = regsAVR[R31_IDX].isFree = 1;
if (!avr_ptrRegReq) {
regsAVR[R26_IDX].type = (regsAVR[R26_IDX].type & ~REG_MASK) | REG_GPR;
regsAVR[R27_IDX].type = (regsAVR[R27_IDX].type & ~REG_MASK) | REG_GPR;
regsAVR[R28_IDX].type = (regsAVR[R28_IDX].type & ~REG_MASK) | REG_GPR;
regsAVR[R29_IDX].type = (regsAVR[R29_IDX].type & ~REG_MASK) | REG_GPR;
}
else {
regsAVR[R26_IDX].type = (regsAVR[R26_IDX].type & ~REG_MASK) | REG_PTR;
regsAVR[R27_IDX].type = (regsAVR[R27_IDX].type & ~REG_MASK) | REG_PTR;
regsAVR[R30_IDX].type = (regsAVR[R30_IDX].type & ~REG_MASK) | REG_PTR;
regsAVR[R31_IDX].type = (regsAVR[R31_IDX].type & ~REG_MASK) | REG_PTR;
}
/* registers 0-1 / 24-25 used as scratch */
regsAVR[R0_IDX].isFree =
regsAVR[R1_IDX].isFree =
regsAVR[R24_IDX].isFree = regsAVR[R25_IDX].isFree = 0;
/* if this has no function calls then we need
to do something special
a) pre-assign registers to parameters RECEIVE
b) mark the remaining parameter regs as free */
/* mark the parameter regs as SCRACH */
for (i = R16_IDX; i <= R23_IDX; i++) {
regsAVR[i].type = (regsAVR[i].type & ~REG_MASK) | REG_SCR;
regsAVR[i].isFree = 1;
}
if (!IFFUNC_HASFCALL(currFunc->type)) {
preAssignParms (ebbs[0]->sch);
}
/* Y - is not allocated (it is the stack frame) */
regsAVR[R28_IDX].isFree = regsAVR[R28_IDX].isFree = 0;
}
/*-----------------------------------------------------------------*/
/* assignRegisters - assigns registers to each live range as need */
/*-----------------------------------------------------------------*/
void
avr_assignRegisters (ebbIndex * ebbi)
{
eBBlock ** ebbs = ebbi->bbOrder;
int count = ebbi->count;
iCode *ic;
int i;
setToNull ((void *) &_G.funcrUsed);
avr_ptrRegReq = _G.stackExtend = _G.dataExtend = 0;
/* change assignments this will remove some
live ranges reducing some register pressure */
for (i = 0; i < count; i++)
packRegisters (ebbs[i]);
/* liveranges probably changed by register packing
so we compute them again */
recomputeLiveRanges (ebbs, count);
if (options.dump_i_code)
dumpEbbsToFileExt (DUMP_PACK, ebbi);
/* first determine for each live range the number of
registers & the type of registers required for each */
regTypeNum ();
/* setup the default registers */
setDefaultRegs (ebbs, count);
/* and serially allocate registers */
serialRegAssign (ebbs, count);
/* if stack was extended then tell the user */
if (_G.stackExtend) {
/* werror(W_TOOMANY_SPILS,"stack", */
/* _G.stackExtend,currFunc->name,""); */
_G.stackExtend = 0;
}
if (_G.dataExtend) {
/* werror(W_TOOMANY_SPILS,"data space", */
/* _G.dataExtend,currFunc->name,""); */
_G.dataExtend = 0;
}
/* after that create the register mask
for each of the instruction */
createRegMask (ebbs, count);
/* redo that offsets for stacked automatic variables */
redoStackOffsets ();
if (options.dump_i_code)
dumpEbbsToFileExt (DUMP_RASSGN, ebbi);
/* now get back the chain */
ic = iCodeLabelOptimize (iCodeFromeBBlock (ebbs, count));
genAVRCode (ic);
/* for (; ic ; ic = ic->next) */
/* piCode(ic,stdout); */
/* free up any _G.stackSpil locations allocated */
applyToSet (_G.stackSpil, deallocStackSpil);
_G.slocNum = 0;
setToNull ((void *) &_G.stackSpil);
setToNull ((void *) &_G.spiltSet);
/* mark all registers as free */
return;
}
|