blob: 24b85100d9f385a75f5a61470b3e61264feccd17 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
|
/*
* Simulator of microcontrollers (itc.h)
*
* Copyright (C) 1999,99 Drotos Daniel, Talker Bt.
*
* To contact author send email to drdani@mazsola.iit.uni-miskolc.hu
*
*/
/* This file is part of microcontroller simulator: ucsim.
UCSIM is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
UCSIM is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with UCSIM; see the file COPYING. If not, write to the Free
Software Foundation, 59 Temple Place - Suite 330, Boston, MA
02111-1307, USA. */
/*@1@*/
#ifndef STM8_ITCCL_HEADER
#define STM8_ITCCL_HEADER
#include "stypes.h"
#include "pobjcl.h"
#include "uccl.h"
#include "newcmdcl.h"
class cl_itc: public cl_hw
{
public:
class cl_memory_cell *spr[8];
public:
cl_itc(class cl_uc *auc);
virtual int init(void);
virtual void new_hw_added(class cl_hw *new_hw);
virtual void added_to_uc(void);
virtual t_mem read(class cl_memory_cell *cell);
virtual void write(class cl_memory_cell *cell, t_mem *val);
virtual int tick(int cycles);
virtual void reset(void);
virtual void happen(class cl_hw *where, enum hw_event he, void *params);
virtual void print_info(class cl_console_base *con);
};
#endif
/* End of s51.src/itc.h */
|
