1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
/*
* Simulator of microcontrollers (sim.src/itsrccl.h)
*
* Copyright (C) 1999,99 Drotos Daniel, Talker Bt.
*
* To contact author send email to drdani@mazsola.iit.uni-miskolc.hu
*
*/
/* This file is part of microcontroller simulator: ucsim.
UCSIM is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
UCSIM is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with UCSIM; see the file COPYING. If not, write to the Free
Software Foundation, 59 Temple Place - Suite 330, Boston, MA
02111-1307, USA. */
/*@1@*/
#ifndef SIM_ITSRCCL_HEADER
#define SIM_ITSRCCL_HEADER
#include "pobjcl.h"
#include "stypes.h"
#include "uccl.h"
#include "memcl.h"
/*
* Represents source of interrupt
*/
class cl_it_src: public /*cl_base*/cl_hw
{
private:
class cl_uc *uc;
protected:
class cl_memory_cell *ie_cell;
class cl_memory_cell *src_cell;
public:
int poll_priority;
int nuof; // Number of IT to check priority
t_mem ie_mask; // Mask in IE register
t_mem src_mask; // Mask of source bit in src_reg
t_addr addr; // Address of service routine
bool clr_bit; // Request bit must be cleared when IT accepted
bool active; // Acceptance can be disabled
bool indirect; // address comes from a vector table from `addr'
cl_it_src(cl_uc *Iuc,
int Inuof,
class cl_memory_cell *Iie_cell,
t_mem Iie_mask,
class cl_memory_cell *Isrc_cell,
t_mem Isrc_mask,
t_addr Iaddr,
bool Iclr_bit,
bool Iindirect,
const char *Iname,
int apoll_priority);
virtual ~cl_it_src(void);
virtual int init(void);
bool is_active(void);
virtual void set_active_status(bool Aactive);
virtual void activate(void);
virtual void deactivate(void);
virtual bool enabled(void);
virtual bool pending(void);
virtual void clear(void);
virtual void write(class cl_memory_cell *cell, t_mem *val);
virtual t_mem read(class cl_memory_cell *cell);
};
class cl_irqs: public cl_sorted_list
{
public:
cl_irqs(t_index alimit, t_index adelta);
virtual void *key_of(void *item);
virtual int compare(void *key1, void *key2);
};
/*
* This class is used to follow levels of accepted interrupts
* It used on a stack of active interrupt services (it_levels of cl_uc)
*/
class it_level: public cl_base
{
public:
int level;
uint addr;
uint PC;
class cl_it_src *source;
public:
it_level(int alevel, uint aaddr, uint aPC, class cl_it_src *is);
};
#endif
/* End of itsrccl.h */
|
