sdcc-3.9.0 fork implementing GNU assembler syntax

This fork aims to provide better support for stm8-binutils

1 files changed, 145 insertions, 0 deletions

diff --git a/sim/ucsim/doc/share-chip.fig b/sim/ucsim/doc/share-chip.fig
new file mode 100644
index 0000000..05271aa
--- /dev/null
+++ b/sim/ucsim/doc/share-chip.fig
@@ -0,0 +1,145 @@
+#FIG 3.2
+Landscape
+Center
+Metric
+A4      
+100.00
+Single
+-2
+1200 2
+2 1 0 3 0 15 46 -1 20 0.000 0 0 -1 0 0 2
+	 3240 4725 3420 4725
+2 1 0 3 0 15 46 -1 20 0.000 0 0 -1 0 0 2
+	 3240 7785 3420 7785
+2 1 0 1 0 7 46 -1 -1 0.000 0 0 -1 0 0 7
+	 3330 7515 3420 7425 3420 7110 3510 7020 3420 6930 3420 6615
+	 3330 6525
+2 2 0 1 0 17 50 -1 20 0.000 0 0 -1 0 0 5
+	 3825 4995 4365 4995 4365 6165 3825 6165 3825 4995
+2 1 0 1 0 7 46 -1 -1 0.000 0 0 -1 0 0 7
+	 3330 6165 3420 6075 3420 5625 3510 5535 3420 5445 3420 5085
+	 3330 4995
+2 1 2 1 0 15 46 -1 20 2.000 0 0 -1 0 0 2
+	 3330 7515 3825 7515
+2 1 2 1 0 15 46 -1 20 2.000 0 0 -1 0 0 2
+	 3330 6165 3825 6165
+2 1 2 1 0 15 46 -1 20 2.000 0 0 -1 1 0 2
+	0 0 1.00 60.00 120.00
+	 3645 6165 3645 4995
+2 1 2 1 0 15 46 -1 20 2.000 0 0 -1 1 0 2
+	0 0 1.00 60.00 120.00
+	 3645 7515 3645 6525
+2 1 0 3 0 15 46 -1 20 0.000 0 0 -1 0 0 2
+	 3330 6525 3330 7515
+2 2 0 1 0 17 50 -1 20 0.000 0 0 -1 0 0 5
+	 3825 6525 4365 6525 4365 7515 3825 7515 3825 6525
+2 1 2 1 0 15 46 -1 -1 2.000 0 0 -1 0 0 3
+	 5130 6615 4905 6615 4365 6165
+2 1 2 1 0 15 46 -1 20 2.000 0 0 -1 1 0 2
+	0 0 1.00 60.00 120.00
+	 4905 6615 4905 5445
+2 1 0 3 0 15 46 -1 20 0.000 0 0 -1 0 0 2
+	 3330 4995 3330 6165
+2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
+	 3330 4725 3330 7785
+2 1 0 3 8 15 46 -1 20 0.000 0 0 -1 0 0 2
+	 5130 5445 5130 6615
+2 1 0 3 8 15 46 -1 20 0.000 0 0 -1 0 0 2
+	 5040 4995 5220 4995
+2 1 0 3 8 15 46 -1 20 0.000 0 0 -1 0 0 2
+	 5040 7020 5220 7020
+2 1 0 1 0 7 46 -1 -1 0.000 0 0 -1 0 0 7
+	 5130 6615 5220 6525 5220 6075 5310 5985 5220 5895 5220 5535
+	 5130 5445
+2 1 0 1 8 7 50 -1 -1 0.000 0 0 -1 0 0 2
+	 5130 4995 5130 7020
+2 1 0 1 0 7 49 -1 -1 0.000 0 0 -1 0 1 2
+	0 0 1.00 60.00 120.00
+	 3645 945 3645 675
+2 1 0 1 0 7 49 -1 -1 0.000 0 0 -1 0 1 2
+	0 0 1.00 60.00 120.00
+	 3825 945 3825 540
+2 3 0 1 0 1 51 -1 20 0.000 0 0 -1 0 0 11
+	 5490 1890 5400 1890 5580 1710 5760 1890 5670 1890 5670 2070
+	 5760 2070 5580 2250 5400 2070 5490 2070 5490 1890
+2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
+	 1620 90 2790 90 2790 3330 1620 3330 1620 90
+2 2 0 1 0 13 48 -1 20 0.000 0 0 -1 0 0 5
+	 3465 3150 4680 3150 4680 3915 3465 3915 3465 3150
+2 2 0 1 -1 17 50 -1 20 0.000 0 0 -1 0 0 5
+	 3555 945 4590 945 4590 1710 3555 1710 3555 945
+2 2 0 1 0 17 50 -1 20 0.000 0 0 -1 0 0 5
+	 4995 945 6030 945 6030 1710 4995 1710 4995 945
+2 1 0 1 0 7 53 -1 -1 0.000 0 0 -1 0 1 2
+	0 0 1.00 60.00 120.00
+	 4455 1710 4455 3150
+2 1 0 1 0 7 53 -1 -1 0.000 0 0 -1 0 1 3
+	0 0 1.00 60.00 120.00
+	 5895 1710 5895 3330 4680 3330
+2 1 0 1 0 7 46 -1 -1 0.000 0 0 -1 1 0 4
+	0 0 1.00 60.00 120.00
+	 2880 225 2925 270 2925 3780 3465 3780
+2 1 0 1 0 7 46 -1 -1 0.000 0 0 -1 0 0 2
+	 2880 360 2925 405
+2 1 0 1 0 7 46 -1 -1 0.000 0 0 -1 0 0 2
+	 2880 540 2925 585
+2 1 0 1 0 7 46 -1 -1 0.000 0 0 -1 0 0 2
+	 2880 675 2925 720
+2 1 0 1 0 7 49 -1 -1 0.000 0 0 -1 1 0 2
+	0 0 1.00 60.00 120.00
+	 2790 675 4095 675
+2 1 0 1 0 7 49 -1 -1 0.000 0 0 -1 1 0 2
+	0 0 1.00 60.00 120.00
+	 2790 540 4095 540
+2 1 0 1 0 7 49 -1 -1 0.000 0 0 -1 1 0 2
+	0 0 1.00 60.00 120.00
+	 2790 360 4095 360
+2 1 0 1 0 7 49 -1 -1 0.000 0 0 -1 0 1 2
+	0 0 1.00 60.00 120.00
+	 4095 225 2790 225
+2 2 0 1 0 1 50 -1 20 0.000 0 0 -1 0 0 5
+	 5985 2250 2790 2250 2790 2430 5985 2430 5985 2250
+2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
+	 4095 135 4410 135 4410 765 4095 765 4095 135
+2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 3
+	0 0 1.00 60.00 120.00
+	 4410 495 5130 495 5130 945
+2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 3
+	0 0 1.00 60.00 120.00
+	 4410 315 5310 315 5310 945
+2 1 0 1 0 2 50 -1 20 0.000 0 0 -1 0 0 24
+	 5265 1890 5265 2925 3150 2925 3330 3240 3330 3150 3465 3375
+	 3330 3600 3330 3510 3060 3105 2790 3105 2790 2610 3645 2610
+	 3645 1890 3555 1890 3735 1710 3915 1890 3825 1890 3825 2610
+	 5085 2610 5085 1890 4995 1890 5175 1710 5355 1890 5265 1890
+2 3 0 1 0 1 51 -1 20 0.000 0 0 -1 0 0 11
+	 4050 1890 3960 1890 4140 1710 4320 1890 4230 1890 4230 2070
+	 4320 2070 4140 2250 3960 2070 4050 2070 4050 1890
+4 1 0 46 -1 16 12 0.0000 4 135 435 4095 5175 size2\001
+4 1 0 46 -1 16 12 0.0000 4 135 510 4095 5670 Mem2\001
+4 2 0 46 -1 16 12 0.0000 4 150 960 3240 6165 mem2_start\001
+4 2 0 46 -1 16 12 0.0000 4 165 960 3240 7515 mem1_start\001
+4 1 0 46 -1 16 12 0.0000 4 180 870 2790 7830 begin_as1\001
+4 1 0 46 -1 16 12 0.0000 4 165 720 2835 4770 end_as1\001
+4 1 0 46 -1 16 12 0.0000 4 180 1380 2745 4455 Address Space I.\001
+4 1 0 46 -1 16 12 0.0000 4 180 1425 5175 4725 Address Space II.\001
+4 1 0 46 -1 16 12 0.0000 4 135 435 4095 6705 size1\001
+4 1 0 46 -1 16 12 0.0000 4 135 510 4095 7110 Mem1\001
+4 1 0 46 -1 16 12 0.0000 4 120 105 4095 6075 0\001
+4 1 0 46 -1 16 12 0.0000 4 120 105 4095 7425 0\001
+4 2 0 46 -1 16 12 0.0000 4 150 960 6210 6660 mem3_start\001
+4 1 0 46 -1 16 12 0.0000 4 180 870 5715 7065 begin_as2\001
+4 1 0 46 -1 16 12 0.0000 4 165 720 5670 5040 end_as2\001
+4 1 0 47 -1 16 12 0.0000 4 135 390 2160 1575 CPU\001
+4 1 0 46 -1 16 12 0.0000 4 135 705 4050 3735 Decoder\001
+4 1 0 46 -1 16 12 0.0000 4 135 675 4050 3510 Address\001
+4 1 0 48 -1 16 12 0.0000 4 135 510 4095 1395 Mem1\001
+4 1 0 48 -1 16 12 0.0000 4 135 510 5535 1395 Mem2\001
+4 1 0 49 -1 16 12 0.0000 4 135 1020 4275 2835 Address bus\001
+4 1 0 49 -1 16 12 0.0000 4 135 735 6435 2430 Data bus\001
+4 1 0 50 -1 16 20 0.0000 4 225 165 4275 540 L\001
+4 1 0 49 -1 16 12 0.0000 4 135 1035 5940 405 Control lines\001
+4 1 0 49 -1 16 12 0.0000 4 180 465 5940 630 (R/W)\001
+4 0 0 50 -1 16 12 0.0000 4 135 600 6120 1170 Shared\001
+4 0 0 50 -1 16 12 0.0000 4 135 660 6120 1395 memory\001
+4 0 0 50 -1 16 12 0.0000 4 180 345 6120 1620 chip\001