blob: 8ff8bc0c81a191e06e49a30ae63a896e8ede811b (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
/*
DCM TA implementation.
*/
#ifndef __TRUSTZONE_TA_DCM__
#define __TRUSTZONE_TA_DCM__
#define TZ_TA_DCM_UUID "b3c1d950-f446-11e2-b778-0800200c9a66"
/* Command for DCM TA */
#define TZCMD_DCM_ENABLE_DCM 0
#define TZCMD_DCM_DISABLE_DCM 1
#define TZCMD_DCM_GET_DCM_STATUS 2
#define TZCMD_DCM_GET_DCM_OP_STATUS 3
/* Usage */
/*
TZCMD_DCM_ENABLE_DCM
Input:
param[0].value.a = Type (Type = SMI_DCM)
TZCMD_DCM_DISABLE_DCM
Input:
param[0].value.a = Type (Type = SMI_DCM)
TZCMD_DCM_GET_DCM_STATUS
Input:
param[0].value.a = Type (Type = SMI_DCM)
Output:
Type = SMI_DCM
param[1].value.a = register value for SMI_COMMON_DCM
param[1].value.b = register value for SMI_SECURE_DCMCON
param[2].value.a = register value for M4U_DCM
TZCMD_DCM_GET_DCM_OP_STATUS
Input:
param[0].value.a = Type (Type = SMI_DCM)
Output:
Type = SMI_DCM
param[1].value.a = register value for SMI_SECURE_DCMSET
param[1].value.b = register value for SMI_SECURE_DCMCLR
*/
#endif /* __TRUSTZONE_TA_DCM__ */
|
