blob: ee88a5b4887837c2ca27cae4110adabd212bc44a (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
|
#ifndef __CIRQ_H__
#define __CIRQ_H__
#define MT_EDGE_SENSITIVE 0
#define MT_LEVEL_SENSITIVE 1
/*
* Define hardware register
*/
#define CIRQ_STA_BASE (SYS_CIRQ_BASE + 0x000)
#define CIRQ_ACK_BASE (SYS_CIRQ_BASE + 0x040)
#define CIRQ_MASK_BASE (SYS_CIRQ_BASE + 0x080)
#define CIRQ_MASK_SET_BASE (SYS_CIRQ_BASE + 0x0C0)
#define CIRQ_MASK_CLR_BASE (SYS_CIRQ_BASE + 0x100)
#define CIRQ_SENS_BASE (SYS_CIRQ_BASE + 0x140)
#define CIRQ_SENS_SET_BASE (SYS_CIRQ_BASE + 0x180)
#define CIRQ_SENS_CLR_BASE (SYS_CIRQ_BASE + 0x1C0)
#define CIRQ_POL_BASE (SYS_CIRQ_BASE + 0x200)
#define CIRQ_POL_SET_BASE (SYS_CIRQ_BASE + 0x240)
#define CIRQ_POL_CLR_BASE (SYS_CIRQ_BASE + 0x280)
#define CIRQ_CON (SYS_CIRQ_BASE + 0x300)
/*
* Register placement
*/
#define CIRQ_CON_EN_BITS (0)
#define CIRQ_CON_EDGE_ONLY_BITS (1)
#define CIRQ_CON_FLUSH_BITS (2)
#define CIRQ_CON_EVENT_BITS (31)
#define CIRQ_CON_BITS_MASK (0x7)
/*
* Register setting
*/
#define CIRQ_CON_EN (0x1)
#define CIRQ_CON_EDGE_ONLY (0x1)
#define CIRQ_CON_FLUSH (0x1)
/*
* Define constant
*/
//#define CIRQ_IRQ_NUM (168) // !!! Porting !!! Don't include cirq_event_b
#define CIRQ_CTRL_REG_NUM ((CIRQ_IRQ_NUM + 31) / 32)
//#define CIRQ_SPI_START (72) // !!! Porting !!!
#define MT_CIRQ_POL_NEG (0)
#define MT_CIRQ_POL_POS (1)
/*
* Define macro
*/
#define IRQ_TO_CIRQ_NUM(irq) ((irq) - (GIC_PRIVATE_SIGNALS + CIRQ_SPI_START))
#define CIRQ_TO_IRQ_NUM(cirq) ((cirq) + (GIC_PRIVATE_SIGNALS + CIRQ_SPI_START))
/*
* Define function prototypes.
*/
void mt_cirq_enable(void);
void mt_cirq_disable(void);
void mt_cirq_clone_gic(void);
void mt_cirq_flush(void);
#if 0
void mt_cirq_wfi_func(void);
#endif
#endif /*!__CIRQ_H__ */
|
