1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
|
#ifndef __MT_SPI_H__
#define __MT_SPI_H__
#include <linux/types.h>
#include <linux/io.h>
/*******************************************************************************
* define struct for spi driver
********************************************************************************/
enum spi_sample_sel {
POSEDGE,
NEGEDGE
};
enum spi_cs_pol {
ACTIVE_LOW,
ACTIVE_HIGH
};
enum spi_cpol {
SPI_CPOL_0,
SPI_CPOL_1
};
enum spi_cpha {
SPI_CPHA_0,
SPI_CPHA_1
};
enum spi_mlsb {
SPI_LSB,
SPI_MSB
};
enum spi_endian {
SPI_LENDIAN,
SPI_BENDIAN
};
enum spi_transfer_mode {
FIFO_TRANSFER,
DMA_TRANSFER,
OTHER1,
OTHER2,
};
enum spi_pause_mode {
PAUSE_MODE_DISABLE,
PAUSE_MODE_ENABLE
};
enum spi_finish_intr {
FINISH_INTR_DIS,
FINISH_INTR_EN,
};
enum spi_deassert_mode {
DEASSERT_DISABLE,
DEASSERT_ENABLE
};
enum spi_ulthigh {
ULTRA_HIGH_DISABLE,
ULTRA_HIGH_ENABLE
};
enum spi_tckdly {
TICK_DLY0,
TICK_DLY1,
TICK_DLY2,
TICK_DLY3
};
struct mt_chip_conf {
u32 setuptime;
u32 holdtime;
u32 high_time;
u32 low_time;
u32 cs_idletime;
u32 ulthgh_thrsh;
enum spi_sample_sel sample_sel;
enum spi_cs_pol cs_pol;
enum spi_cpol cpol;
enum spi_cpha cpha;
enum spi_mlsb tx_mlsb;
enum spi_mlsb rx_mlsb;
enum spi_endian tx_endian;
enum spi_endian rx_endian;
enum spi_transfer_mode com_mod;
enum spi_pause_mode pause;
enum spi_finish_intr finish_intr;
enum spi_deassert_mode deassert;
enum spi_ulthigh ulthigh;
enum spi_tckdly tckdly;
};
#endif
|
