aboutsummaryrefslogtreecommitdiff
path: root/drivers/misc/mediatek/hdmi/mt8193/mt8193_ctrl.c
blob: 07be74593b046a2b97924b58f93f3dc840015987 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
#ifdef HDMI_MT8193_SUPPORT

#include "mt8193_ctrl.h"
#include <linux/kernel.h>
#include <linux/delay.h>
#include <asm/div64.h>

#include <mach/devs.h>
#include <mach/mt_typedefs.h>
#include <mach/mt_gpio.h>
#include <mach/mt_pm_ldo.h>

/* example to set mt8193 clk */
void vSetClk(void)
{
	/* mt8193_i2c_write(); */
	/* mt8193_i2c_write(); */
	/* mt8193_i2c_write(); */
}

u8 fgMT8193DDCByteWrite(u8 ui1Device, u8 ui1Data_Addr, u8 u1Data)
{
	u8 fgResult = 0;

	/* fgResult = fgTxDataWrite(ui1Device/2, ui1Data_Addr, 1, &u1Data); */


	if (fgResult == TRUE)
		return TRUE;
	else
		return FALSE;
}

u8 fgMT8193DDCDataWrite(u8 ui1Device, u8 ui1Data_Addr, u8 u1Count, const u8 *pr_u1Data)
{
	u8 fgResult = 0;

	/* fgResult = fgTxDataWrite(ui1Device/2, ui1Data_Addr, 1, &u1Data); */


	if (fgResult == TRUE)
		return TRUE;
	else
		return FALSE;

}

u8 fgMT8193DDCByteRead(u8 ui1Device, u8 ui1Data_Addr, u8 *pu1Data)
{
	u8 fgResult = 0;


	/* fgResult= fgTxDataRead(ui1Device/2, ui1Data_Addr, 1, pu1Data); */


	if (fgResult == TRUE)
		return TRUE;
	else
		return FALSE;
}

u8 fgMT8193DDCDataRead(u8 ui1Device, u8 ui1Data_Addr, u8 u1Count, u8 *pu1Data)
{
	u8 fgResult = 0;


	/* fgResult= fgTxDataRead(ui1Device/2, ui1Data_Addr, 1, pu1Data); */


	if (fgResult == TRUE)
		return TRUE;
	else
		return FALSE;
}

#endif