aboutsummaryrefslogtreecommitdiff
path: root/drivers/misc/mediatek/emd_ctl/emd_ctl_init.c
blob: 490e635ad1c2deb90f3c909a9cc1f37fb76e2175 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
#include <linux/init.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <mach/irqs.h>
#include <emd_ctl.h>

void update_ccci_port_ver(unsigned int new_ver);
static int __init emd_ctl_init(void)
{
    int ret=0;

#ifdef ENABLE_EMD_CTL_DRV_BUILDIN
EMD_MSG_INF("init","emd_ctl_init: device_initcall_sync\n");
#else  // MODULE
EMD_MSG_INF("init","emd_ctl_init: module_init\n");
#endif

    ret = emd_dev_node_init(0);
    if(ret)
    {
       EMD_MSG_INF("init","emd_ctl_init:emd_dev_node_init ret=%d\n",ret);
       goto __ERR;
    }
    ret=emd_cfifo_init(0);
    if(ret)
    {
        EMD_MSG_INF("init","emd_ctl_init:emd_cfifo_init ret=%d\n",ret);
        goto __CFIFO_ERR;
    }
    ret=emd_chr_init(0);
    if(ret)
    {
        EMD_MSG_INF("init","emd_ctl_init:emd_chr_init ret=%d\n",ret);
        goto __CFIFO_ERR;
    }
    ret=emd_spm_init(0);
    if(ret)
    {
        EMD_MSG_INF("init","emd_ctl_init:emd_spm_init ret=%d\n",ret);
        goto __SPM_ERR;
    }

    update_ccci_port_ver(5);

__ERR:
    return ret;
__SPM_ERR:
    emd_chr_exit(0);
__CHR_ERR:
    emd_cfifo_exit(0);
__CFIFO_ERR:    
    emd_dev_node_exit(0);

    return ret;    
}

static void __exit emd_ctl_exit(void)
{
    emd_spm_exit(0);
    emd_chr_exit(0);
    emd_cfifo_exit(0);
    emd_dev_node_exit(0);
}

module_init(emd_ctl_init);
module_exit(emd_ctl_exit);

MODULE_DESCRIPTION("ext md ctrl driver");
MODULE_LICENSE("GPL");
MODULE_AUTHOR("MTK");