1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
|
#include <mach/mt_gpio.h>
#include <cust_gpio_usage.h>
#include "eemcs_kal.h"
#include "lte_dev_test.h"
#include "lte_df_main.h"
#include "lte_hif_sdio.h"
#include <linux/cpumask.h>
#include <linux/kthread.h>
#ifdef DEBUG_SDIO
TX_DATA_KTHREAD_Q tx_data_kthread_queues[TX_QUEUE_LEN];
void PutInKthreadDumpBuffer(unsigned short qno, struct sk_buff *skb, SKB_LIFE flag)
{
unsigned int i = tx_data_kthread_queues[qno].index++ % HISTORY_NUM;
//tx_data_kthread_queues[qno].dump_data[i].log_ch = ((CCCI_BUFF_T *)skb->data)->channel;
//tx_data_kthread_queues[qno].dump_data[i].seq = ((CCCI_BUFF_T *)skb->data)->seq_num;
memcpy(&tx_data_kthread_queues[qno].dump_data[i], skb->data, 16);
tx_data_kthread_queues[qno].dump_data[i].flag = flag;
}
void setBufferFlag(unsigned short qno, unsigned int start, unsigned int length)
{
unsigned int i;
for (i = 0; i < length; i++)
{
tx_data_kthread_queues[qno].dump_data[(start+i)%HISTORY_NUM].flag = SDIO_SEND_OUT;
}
}
void DumpKthreadBuffer()
{
int i,j;
for(i=0; i<TX_QUEUE_LEN; i++)
{
KAL_DBGPRINT(KAL, DBG_ERROR,("This is queue %d history: index=%d, current=%d\n", i, tx_data_kthread_queues[i].index, tx_data_kthread_queues[i].index%HISTORY_NUM));
for (j=0; j<HISTORY_NUM; j++)
{
struct sdio_memdump tmp = tx_data_kthread_queues[i].dump_data[j];
KAL_DBGPRINT(KAL, DBG_ERROR,("[EEMCS/EXPT] %08X %08X %04X %04X %08X %d\n", tmp.data[0], tmp.data[1], tmp.log_ch, tmp.seq, tmp.reserved, tmp.flag));
}
}
}
#endif
extern void lte_sdio_trigger_wakedevice(void);
extern void lte_sdio_turnoff_wakedevice(void);
extern struct mtlte_dev *lte_dev_p ;
extern unsigned int LTE_WD_timeout_indicator;
#if INTEGRATION_DEBUG
//struct timespec lte_time_before_t, lte_time_now_t;
KAL_UINT32 lte_jiffies_before, lte_jiffies_now, lte_time_diff_sec;
KAL_UINT32 rxq_wait_big_buf_time = 0;
KAL_UINT32 rxq_workq_buf_exe_time = 0;
KAL_UINT32 rxq_workq_get_skb_time = 0;
KAL_UINT32 rxq_workq_callback_user_time = 0;
KAL_UINT32 eemcs_sdio_throughput_log = 1;
KAL_UINT32 log_sdio_ul_now = 0;
KAL_UINT32 log_sdio_dl_now = 0;
KAL_UINT32 log_sdio_ul_history = 1;
KAL_UINT32 log_sdio_dl_history = 1;
KAL_UINT32 log_sdio_buf_pool = 0;
KAL_UINT32 log_sdio_ul_txqcnt= 0;
KAL_UINT32 log_sdio_print_now = 0;
KAL_UINT32 sdio_rxq_skb_log[RXQ_NUM];
KAL_UINT32 sdio_txq_skb_log[TXQ_NUM];
#endif
static hif_sdio_handle hif_sdio_handler ;
//#define TCP_OUT_OF_ORDER_SOLUTION //alloc_workqueue with WQ_NON_REETANET
#if defined (TCP_OUT_OF_ORDER_SOLUTION)
static KAL_INT32 lte_online_cpu;
#endif
//----------------------------------------------------//
#if TEST_DRV
static KAL_UINT32 abnormal_int_count;
//KAL_UINT32 abnormal_int_count;
static KAL_UINT32 stop_when_abnormal = 1;
KAL_UINT32 test_rx_tail_change = 1;
KAL_UINT32 test_rx_pkt_cnt_q0 = MT_LTE_RXQ0_MAX_PKT_REPORT_NUM;
KAL_UINT32 test_rx_pkt_cnt_q1 = MT_LTE_RXQ1_MAX_PKT_REPORT_NUM;
KAL_UINT32 test_rx_pkt_cnt_q2 = MT_LTE_RXQ2_MAX_PKT_REPORT_NUM;
KAL_UINT32 test_rx_pkt_cnt_q3 = MT_LTE_RXQ3_MAX_PKT_REPORT_NUM;
#define test_rx_tail_len (4+4+4+2+2+2+2+2*(test_rx_pkt_cnt_q0+test_rx_pkt_cnt_q1+test_rx_pkt_cnt_q2+test_rx_pkt_cnt_q3)+4+4)
KAL_UINT32 ABNORMAL_INT_LIMIT = 50;
#endif
#if 0
static KAL_UINT32 tx_port1_process_priority[TXQ_PORT1_Q_NUM] = {
TXQ_Q0,
TXQ_Q1,
TXQ_Q2,
TXQ_Q3,
TXQ_Q4,
TXQ_Q5,
TXQ_Q6,
} ;
static KAL_UINT32 rx_port_process_priority[RXQ_NUM] = {
RXQ_Q0,
RXQ_Q1,
RXQ_Q2,
RXQ_Q3,
} ;
#endif
static sdio_tx_queue_info tx_queue_info[TXQ_NUM] = {
{TXQ_Q0, SDIO_IP_WTDR1},
{TXQ_Q1, SDIO_IP_WTDR1},
{TXQ_Q2, SDIO_IP_WTDR1},
{TXQ_Q3, SDIO_IP_WTDR1},
{TXQ_Q4, SDIO_IP_WTDR1},
{TXQ_Q5, SDIO_IP_WTDR1},
{TXQ_Q6, SDIO_IP_WTDR1},
};
static sdio_rx_queue_info rx_queue_info[RXQ_NUM] = {
{RXQ_Q0, SDIO_IP_WRDR0, MT_LTE_RX_Q0_PKT_CNT, MT_LTE_RX_SWQ_Q0_TH},
{RXQ_Q1, SDIO_IP_WRDR1, MT_LTE_RX_Q1_PKT_CNT, MT_LTE_RX_SWQ_Q1_TH},
{RXQ_Q2, SDIO_IP_WRDR2, MT_LTE_RX_Q2_PKT_CNT, MT_LTE_RX_SWQ_Q2_TH},
{RXQ_Q3, SDIO_IP_WRDR3, MT_LTE_RX_Q3_PKT_CNT, MT_LTE_RX_SWQ_Q3_TH},
};
inline KAL_UINT32 mtlte_hif_sdio_tx_chk_pkt_num(KAL_UINT32 txqno);
inline KAL_UINT32 mtlte_hif_sdio_rx_chk_pkt_num(KAL_UINT32 rxqno);
static SDIO_TXRXWORK_RESP mtlte_hif_sdio_tx(KAL_UINT32 txqno);
static SDIO_TXRXWORK_RESP mtlte_hif_sdio_rx(KAL_UINT32 rxqno);
/* real time queue priority */
#if 0
static sdio_proc_queue_handle proc_normal_queue_handle[] = {
{TXQ_Q0, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority 1 , TX , for Real time application send packet
{RXQ_Q0, 0, mtlte_hif_sdio_rx_chk_pkt_num, mtlte_hif_sdio_rx}, // Priority 2 , RX , for Real time application receive packet
{TXQ_Q1, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority 3 , TX , for control-Mail Box and control-stream send packet
{RXQ_Q1, 0, mtlte_hif_sdio_rx_chk_pkt_num, mtlte_hif_sdio_rx}, // Priority 4 , RX , for Control path receive packet
{TXQ_Q2, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority 5 , TX , for NET Interface 0 send packet
{TXQ_Q3, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority 6 , TX , for NET Interface 1 send packet
{TXQ_Q4, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority 7 , TX , for NET Interface 2 send packet
{RXQ_Q3, 0, mtlte_hif_sdio_rx_chk_pkt_num, mtlte_hif_sdio_rx}, // Priority 8 , RX , for NET Interface receive packet
{RXQ_Q2, 0, mtlte_hif_sdio_rx_chk_pkt_num, mtlte_hif_sdio_rx}, // Priority 9 , RX , for LOG receive packet
};
static KAL_UINT32 proc_normal_queue_num = sizeof(proc_normal_queue_handle)/sizeof(sdio_proc_queue_handle) ;
#else
static sdio_proc_queue_handle proc_realtime_queue_handle[] = {
{TXQ_Q0, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority 1 , TX , for Real time application send packet
{RXQ_Q0, 0, mtlte_hif_sdio_rx_chk_pkt_num, mtlte_hif_sdio_rx}, // Priority 2 , RX , for Real time application receive packet
};
static KAL_UINT32 proc_realtime_queue_num = sizeof(proc_realtime_queue_handle)/sizeof(sdio_proc_queue_handle) ;
static sdio_proc_queue_handle proc_normal_queue_handle[] = {
{TXQ_Q1, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority 3 , TX , for control-Mail Box and control-stream send packet
{RXQ_Q1, 0, mtlte_hif_sdio_rx_chk_pkt_num, mtlte_hif_sdio_rx}, // Priority 4 , RX , for Control path receive packet
{TXQ_Q2, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority 5 , TX , for NET Interface 0 send packet
{TXQ_Q3, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority 6 , TX , for NET Interface 1 send packet
{TXQ_Q4, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority 7 , TX , for NET Interface 2 send packet
{RXQ_Q2, 0, mtlte_hif_sdio_rx_chk_pkt_num, mtlte_hif_sdio_rx}, // Priority 8 , RX , for NET Interface receive packet
{RXQ_Q3, 0, mtlte_hif_sdio_rx_chk_pkt_num, mtlte_hif_sdio_rx}, // Priority 9 , RX , for LOG receive packet
{TXQ_Q5, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority ?? , TX , new Tx queue
{TXQ_Q6, 1, mtlte_hif_sdio_tx_chk_pkt_num, mtlte_hif_sdio_tx}, // Priority ?? , TX , new Tx queue
};
static KAL_UINT32 proc_normal_queue_num = sizeof(proc_normal_queue_handle)/sizeof(sdio_proc_queue_handle) ;
#endif
#if TEST_DRV
static volatile KAL_UINT32 fw_own_back_enable = 0 ;
void mtlte_hif_sdio_enable_fw_own_back(KAL_UINT32 enable)
{
fw_own_back_enable = enable ;
KAL_SLEEP_MSEC(1) ;
#if USING_WAKE_MD_EINT
lte_sdio_turnoff_wakedevice();
#endif
//KAL_DBGPRINT(KAL, DBG_ERROR,("[DEBUG] fw_own_back_enable = %d , enable = %d \r\n", fw_own_back_enable, enable)) ;
}
athif_test_param_t attest_setting_param;
#endif
void mtlte_hif_sdio_txrx_proc_enable(KAL_UINT32 enable)
{
hif_sdio_handler.txrx_enable = enable ;
return ;
}
void mtlte_hif_sdio_clear_fw_own(void)
{
hif_sdio_handler.fw_own = 0 ;
return ;
}
KAL_UINT32 mtlte_hif_sdio_check_fw_own(void)
{
return hif_sdio_handler.fw_own ;
}
static inline KAL_INT32 mtlte_hif_sdio_give_fw_own(void)
{
KAL_INT32 ret ;
KAL_UINT32 value ;
KAL_DBGPRINT(KAL, DBG_LOUD,("[INT] mtlte_hif_sdio_give_fw_own <==========>\r\n")) ;
#if TEST_DRV
if (fw_own_back_enable == 0){
//KAL_DBGPRINT(KAL, DBG_ERROR,("[DEBUG] Always FW own, Do not return own back !! \r\n")) ;
return KAL_SUCCESS ;
}
#endif
#if USING_WAKE_MD_EINT
lte_sdio_turnoff_wakedevice();
KAL_DBGPRINT(KAL, DBG_LOUD,("[SDIO Sleep] Give Own to FW, turn off AP_wake_MD EINT <==========>\r\n")) ;
#endif
value = W_FW_OWN_REQ_SET ;
if ((ret = sdio_func1_wr(SDIO_IP_WHLPCR, &value, 4)) != KAL_SUCCESS){
return ret ;
}
hif_sdio_handler.fw_own = 1 ;
KAL_DBGPRINT(KAL, DBG_ERROR,(" [SDIO][Sleep] Succes give own to MD. \r\n")) ;
return KAL_SUCCESS ;
}
static inline KAL_INT32 mtlte_hif_sdio_get_driver_own(void)
{
KAL_INT32 ret ;
KAL_UINT32 value ;
KAL_UINT32 cnt = 500 ;
KAL_DBGPRINT(KAL, DBG_LOUD,("[INT] mtlte_hif_sdio_get_driver_own <==========>\r\n")) ;
// already get the driver own
if (hif_sdio_handler.fw_own == 0){
return KAL_SUCCESS ;
}
if ((ret = sdio_func1_rd(SDIO_IP_WHLPCR, &value, 4)) != KAL_SUCCESS){
return ret ;
}
if (value & W_DRV_OWN_STATUS){ // Read will get the DRV own status
hif_sdio_handler.fw_own = 0 ;
#if USING_WAKE_MD_EINT
lte_sdio_turnoff_wakedevice();
KAL_DBGPRINT(KAL, DBG_ERROR,(" [SDIO][Sleep] Get Own back, turn off AP_wake_MD EINT <==========>\r\n")) ;
#endif
KAL_DBGPRINT(KAL, DBG_ERROR,(" [SDIO][Sleep] Succes get own back to AP at first time read. \r\n")) ;
return KAL_SUCCESS ;
}
value = W_FW_OWN_REQ_CLR ;
if ((ret = sdio_func1_wr(SDIO_IP_WHLPCR, &value, 4)) != KAL_SUCCESS){
return ret ;
}
while(cnt--){
if ((ret = sdio_func1_rd(SDIO_IP_WHLPCR, &value, 4)) != KAL_SUCCESS){
return ret ;
}
if (value & W_DRV_OWN_STATUS){ // Read will get the DRV own status
hif_sdio_handler.fw_own = 0 ;
#if USING_WAKE_MD_EINT
lte_sdio_turnoff_wakedevice();
KAL_DBGPRINT(KAL, DBG_ERROR,(" [SDIO][Sleep] Get Own back, turn off AP_wake_MD EINT <==========>\r\n")) ;
#endif
KAL_DBGPRINT(KAL, DBG_ERROR,(" [SDIO][Sleep] Succes get own back to AP after write request own back bit. \r\n")) ;
break ;
}
if (LTE_WD_timeout_indicator == 1)
break;
KAL_SLEEP_USEC(1000) ;
}
return (hif_sdio_handler.fw_own == 0)? KAL_SUCCESS : KAL_FAIL ;
}
#if USING_WAKE_MD_EINT
void mtlte_hif_sdio_wake_MD_up_EINT(void)
{
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO][Sleep] trigger AP_wake_MD EINT <==========>\r\n")) ;
lte_sdio_trigger_wakedevice();
if (mt_get_gpio_mode(GPIO_LTE_WK_MD_PIN) != GPIO_MODE_00)
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO][Sleep] GPIO MODE Wrong: %d\r\n", mt_get_gpio_mode(GPIO_LTE_WK_MD_PIN))) ;
}
#endif
static KAL_INT32 mtlte_hif_sdio_mask_interrupt(void)
{
KAL_UINT32 value ;
KAL_INT32 ret ;
KAL_DBGPRINT(KAL, DBG_LOUD,("[INT] mtlte_hif_sdio_mask_interrupt <==========>\r\n")) ;
value = 0 ;
if ((ret = sdio_func1_wr(SDIO_IP_WHIER, &value, 4)) != KAL_SUCCESS){
return ret ;
}
return KAL_SUCCESS ;
}
static KAL_INT32 mtlte_hif_sdio_unmask_interrupt(void)
{
KAL_UINT32 value ;
KAL_INT32 ret ;
KAL_DBGPRINT(KAL, DBG_LOUD,("[INT] mtlte_hif_sdio_unmask_interrupt <==========>\r\n")) ;
value = WHISR_INT_MASK ;
if ((ret = sdio_func1_wr(SDIO_IP_WHIER, &value, 4)) != KAL_SUCCESS){
return ret ;
}
return KAL_SUCCESS ;
}
static inline KAL_INT32 mtlte_hif_sdio_disable_interrupt(void)
{
KAL_UINT32 value ;
KAL_INT32 ret ;
KAL_DBGPRINT(KAL, DBG_LOUD,("[INT] mtlte_hif_sdio_disable_interrupt <==========>\r\n")) ;
value = W_INT_EN_CLR ;
if ((ret = sdio_func1_wr(SDIO_IP_WHLPCR, &value, 4)) != KAL_SUCCESS){
return ret ;
}
return KAL_SUCCESS ;
}
static inline KAL_INT32 mtlte_hif_sdio_enable_interrupt(void)
{
KAL_UINT32 value ;
KAL_INT32 ret ;
KAL_DBGPRINT(KAL, DBG_LOUD,("[INT] mtlte_hif_sdio_enable_interrupt <==========>\r\n")) ;
value = W_INT_EN_SET ;
if ((ret = sdio_func1_wr(SDIO_IP_WHLPCR, &value, 4)) != KAL_SUCCESS){
return ret ;
}
return KAL_SUCCESS ;
}
#if TEST_DRV
static inline void mtlte_hif_test_drv_whisr_handle(sdio_whisr_enhance *p_enh_wxhisr)
{
sdio_whisr *pwhisr;
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
pwhisr = &(p_enh_wxhisr->whisr) ;
if(attest_setting_param.testing_dlq_pkt_fifo == 1){
p_enh_wxhisr->rx0_num = 0;
p_enh_wxhisr->rx1_num = 0;
p_enh_wxhisr->rx2_num = 0;
p_enh_wxhisr->rx3_num = 0;
KAL_DBGPRINT(KAL, DBG_LOUD,("[TEST] change all rx num to 0\n")) ;
}
KAL_DBGPRINT(KAL, DBG_INFO,("The Rx PKT CNT update to : %d, %d, %d, %d \r\n", \
p_enh_wxhisr->rx0_num, p_enh_wxhisr->rx1_num, p_enh_wxhisr->rx2_num, p_enh_wxhisr->rx3_num));
if(attest_setting_param.testing_fifo_max == 1){
if(p_enh_wxhisr->rx0_num > attest_setting_param.fifo_max[0]){
attest_setting_param.test_result = KAL_FAIL;
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] Receive %d pkt len at rx0 when set max = %d \r\n", \
p_enh_wxhisr->rx0_num, attest_setting_param.fifo_max[0])) ;
}
if(p_enh_wxhisr->rx1_num > attest_setting_param.fifo_max[1]){
attest_setting_param.test_result = KAL_FAIL;
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] Receive %d pkt len at rx1 when set max = %d \r\n", \
p_enh_wxhisr->rx1_num, attest_setting_param.fifo_max[1])) ;
}
if(p_enh_wxhisr->rx2_num > attest_setting_param.fifo_max[2]){
attest_setting_param.test_result = KAL_FAIL;
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] Receive %d pkt len at rx2 when set max = %d \r\n", \
p_enh_wxhisr->rx2_num, attest_setting_param.fifo_max[2])) ;
}
if(p_enh_wxhisr->rx3_num > attest_setting_param.fifo_max[3]){
attest_setting_param.test_result = KAL_FAIL;
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] Receive %d pkt len at rx3 when set max = %d \r\n", \
p_enh_wxhisr->rx3_num, attest_setting_param.fifo_max[3])) ;
}
}
// 1. update the Tx Pkt Count
if(attest_setting_param.testing_ulq_count == 1){ // only record it for test
attest_setting_param.int_indicator = 1;
attest_setting_param.received_ulq_count[0] += p_enh_wxhisr->whtsr0.u.bits.tq0_cnt ;
attest_setting_param.received_ulq_count[1] += p_enh_wxhisr->whtsr0.u.bits.tq1_cnt ;
attest_setting_param.received_ulq_count[2] += p_enh_wxhisr->whtsr0.u.bits.tq2_cnt ;
attest_setting_param.received_ulq_count[3] += p_enh_wxhisr->whtsr0.u.bits.tq3_cnt ;
attest_setting_param.received_ulq_count[4] += p_enh_wxhisr->whtsr1.u.bits.tq4_cnt ;
attest_setting_param.received_ulq_count[5] += p_enh_wxhisr->whtsr1.u.bits.tq5_cnt ;
attest_setting_param.received_ulq_count[6] += p_enh_wxhisr->whtsr1.u.bits.tq6_cnt ;
attest_setting_param.received_ulq_count[7] += p_enh_wxhisr->whtsr1.u.bits.tq7_cnt ;
KAL_DBGPRINT(KAL, DBG_INFO,("The Tx PKT CNT update to : %d, %d, %d, %d, %d, %d, %d, %d\r\n", \
attest_setting_param.received_ulq_count[0],attest_setting_param.received_ulq_count[1], \
attest_setting_param.received_ulq_count[2],attest_setting_param.received_ulq_count[3], \
attest_setting_param.received_ulq_count[4],attest_setting_param.received_ulq_count[5], \
attest_setting_param.received_ulq_count[6],attest_setting_param.received_ulq_count[7])) ;
}
else{
hif_sdio_handler.tx_pkt_cnt[0] += p_enh_wxhisr->whtsr0.u.bits.tq0_cnt ;
hif_sdio_handler.tx_pkt_cnt[1] += p_enh_wxhisr->whtsr0.u.bits.tq1_cnt ;
hif_sdio_handler.tx_pkt_cnt[2] += p_enh_wxhisr->whtsr0.u.bits.tq2_cnt ;
hif_sdio_handler.tx_pkt_cnt[3] += p_enh_wxhisr->whtsr0.u.bits.tq3_cnt ;
hif_sdio_handler.tx_pkt_cnt[4] += p_enh_wxhisr->whtsr1.u.bits.tq4_cnt ;
hif_sdio_handler.tx_pkt_cnt[5] += p_enh_wxhisr->whtsr1.u.bits.tq5_cnt ;
hif_sdio_handler.tx_pkt_cnt[6] += p_enh_wxhisr->whtsr1.u.bits.tq6_cnt ;
//hif_sdio_handler.tx_pkt_cnt[7] += p_enh_wxhisr->whtsr1.u.bits.tq7_cnt ;
KAL_DBGPRINT(KAL, DBG_INFO,("The Tx PKT CNT update to : %d, %d, %d, %d, %d, %d, %d \r\n",
hif_sdio_handler.tx_pkt_cnt[0],hif_sdio_handler.tx_pkt_cnt[1],hif_sdio_handler.tx_pkt_cnt[2],hif_sdio_handler.tx_pkt_cnt[3], \
hif_sdio_handler.tx_pkt_cnt[4],hif_sdio_handler.tx_pkt_cnt[5],hif_sdio_handler.tx_pkt_cnt[6] /*,hif_sdio_handler.tx_pkt_cnt[7]*/)) ;
}
// 1.5. Ack the interrupt status (Because the interrupt is turn off during ISR executing,
// and some sw_int flow control will sent same int again after we ack the original one.
// So ack operation must be executed before sw int handle.
if (pwhisr->u.bits.fw_ownback_int || pwhisr->u.bits.d2h_sw_int){
if(sdio_func1_wr(SDIO_IP_WHISR, &(pwhisr->u.asUINT32),4)){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] Ack the WHISR interrupt sdio_func1_rd fail\r\n")) ;
}
}
// 2. handle the abnormal case
if (pwhisr->u.bits.abnormal_int){
if(sdio_func1_rd(SDIO_IP_WASR, hif_sdio_handler.sdio_wasr_cache,sizeof(sdio_wasr))){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] Get the abnormal interrupt sdio_func1_rd fail\r\n")) ;
}
// TODO_HANDLE_THE_ABNORMAL_CASES:
KAL_RAWPRINT(("[ERR] Get the abnormal interrupt status : 0x%08x\r\n", hif_sdio_handler.sdio_wasr_cache->u.asUINT32)) ;
attest_setting_param.abnormal_status = hif_sdio_handler.sdio_wasr_cache->u.asUINT32;
sdio_func1_wr(SDIO_IP_WASR, hif_sdio_handler.sdio_wasr_cache,sizeof(sdio_wasr));
//if(attest_setting_param.abnormal_status == 1){
// p_enh_wxhisr->rx0_num = 0;
// p_enh_wxhisr->rx1_num = 0;
// p_enh_wxhisr->rx2_num = 0;
// p_enh_wxhisr->rx3_num = 0;
//}
//KAL_DBGPRINT(KAL, DBG_LOUD,("[TEST] save the abnormal status & ack \n")) ;
if(stop_when_abnormal == 1){
abnormal_int_count++;
if(abnormal_int_count > ABNORMAL_INT_LIMIT){
while(1);
}
}
}
// 3. handle the sw interrupt case
// TODO_HANDLE_THE_SWINT_CASES:
if(0 != pwhisr->u.bits.d2h_sw_int){
if((unsigned int)pwhisr->u.asUINT32 & D2H_INT_PLL_START){
KAL_DBGPRINT(KAL, DBG_ERROR,("Device PLL change start!! \n")) ;
mtlte_hif_sdio_txrx_proc_enable(0);
mtlte_hif_sdio_enable_fw_own_back(1);
mtlte_hif_sdio_give_fw_own();
KAL_SLEEP_MSEC(1) ;
if(KAL_SUCCESS != mtlte_hif_sdio_get_driver_own()){
KAL_DBGPRINT(KAL, DBG_ERROR,("Device PLL change flow fail !!! \n")) ;
while(1);
}else{
KAL_DBGPRINT(KAL, DBG_ERROR,("Device PLL change flow success !!! \n")) ;
}
mtlte_hif_sdio_enable_fw_own_back(0);
mtlte_hif_sdio_txrx_proc_enable(1);
}
if((unsigned int)pwhisr->u.asUINT32 & D2H_INT_PLL_END){
KAL_DBGPRINT(KAL, DBG_ERROR,("Device PLL change end!! \n")) ;
}
mtlte_df_swint_handle((unsigned int)pwhisr->u.asUINT32 );
}
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
}
KAL_INT32 mtlte_hif_test_drv_hw_setting(void){
KAL_UINT32 value ;
KAL_INT32 ret ;
KAL_UINT16 blocksize ;
KAL_RAWPRINT(("mtlte_hif_test_hw_setting=============>\r\n")) ;
blocksize = MT_LTE_SDIO_BLOCK_SIZE ;
if ((ret = sdio_property_set(HDRV_SDBUS_FUNCTION_BLOCK_LENGTH, (unsigned char *)&blocksize, sizeof(KAL_INT16))) != KAL_SUCCESS){
return ret ;
}
value = DB_WR_BUSY_EN | DB_RD_BUSY_EN | SDIO_INT_CTL ;
if ((ret = sdio_func1_wr(SDIO_IP_WSDIOCSR, &value, 4)) != KAL_SUCCESS){
return ret ;
}
if ((ret = mtlte_hif_sdio_get_driver_own()) != KAL_SUCCESS){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERROR] %s : mtlte_hif_sdio_get_driver_own fail !!!\r\n",KAL_FUNC_NAME)) ;
return ret ;
}
value = RX_ENHANC_MODE | W_INT_CLR_CTRL; // WHISR W'1 Clear
if ((ret = sdio_func1_wr(SDIO_IP_WHCR, &value, 4)) != KAL_SUCCESS){
return ret ;
}
KAL_RAWPRINT(("mtlte_hif_test_hw_setting<=============\r\n")) ;
return KAL_SUCCESS ;
}
KAL_INT32 mtlte_hif_test_drv_whisr_tail_handle(sdio_whisr_enhance* enh_whisr_cache)
{
if(attest_setting_param.testing_dlq_int == 1){
enh_whisr_cache->rx0_num = 0;
enh_whisr_cache->rx1_num = 0;
enh_whisr_cache->rx2_num = 0;
enh_whisr_cache->rx3_num = 0;
}
return 0;
}
static void transform_whisr_rx_tail( sdio_whisr_enhance *tail_ptr)
{
sdio_whisr_enhance orig_buf;
void *orig_scan_ptr;
void *tail_scan_ptr;
KAL_UINT32 len_of_first_part;
KAL_COPY_MEM(&orig_buf, tail_ptr, sizeof(sdio_whisr_enhance));
len_of_first_part = sizeof(sdio_whisr) + sizeof(sdio_wtsr0) + sizeof(sdio_wtsr1) + (sizeof(KAL_UINT16)*RXQ_NUM);
orig_scan_ptr = (void *)&orig_buf + len_of_first_part;
tail_scan_ptr = (void *)tail_ptr + len_of_first_part;
KAL_ZERO_MEM(tail_scan_ptr, sizeof(sdio_whisr_enhance)- len_of_first_part);
KAL_COPY_MEM(tail_scan_ptr, orig_scan_ptr, sizeof(KAL_UINT16)*test_rx_pkt_cnt_q0 );
orig_scan_ptr += sizeof(KAL_UINT16)*test_rx_pkt_cnt_q0;
tail_scan_ptr += sizeof(KAL_UINT16)*MT_LTE_RX_Q0_PKT_CNT;
KAL_COPY_MEM(tail_scan_ptr, orig_scan_ptr, sizeof(KAL_UINT16)*test_rx_pkt_cnt_q1 );
orig_scan_ptr += sizeof(KAL_UINT16)*test_rx_pkt_cnt_q1;
tail_scan_ptr += sizeof(KAL_UINT16)*MT_LTE_RX_Q1_PKT_CNT;
KAL_COPY_MEM(tail_scan_ptr, orig_scan_ptr, sizeof(KAL_UINT16)*test_rx_pkt_cnt_q2 );
orig_scan_ptr += sizeof(KAL_UINT16)*test_rx_pkt_cnt_q2;
tail_scan_ptr += sizeof(KAL_UINT16)*MT_LTE_RX_Q2_PKT_CNT;
KAL_COPY_MEM(tail_scan_ptr, orig_scan_ptr, sizeof(KAL_UINT16)*test_rx_pkt_cnt_q3 );
orig_scan_ptr += sizeof(KAL_UINT16)*test_rx_pkt_cnt_q3;
tail_scan_ptr += sizeof(KAL_UINT16)*MT_LTE_RX_Q3_PKT_CNT;
// for last 2 mailbox value.
KAL_COPY_MEM(tail_scan_ptr, orig_scan_ptr, sizeof(KAL_UINT32)*2 );
}
#endif
KAL_INT32 mtlte_hif_clean_txq_count(void)
{
KAL_INT32 i;
for (i = 0; i < TXQ_NUM; i++) {
hif_sdio_handler.tx_pkt_cnt[i] = 0 ;
}
return 0;
}
int sdio_xboot_mb_wr(KAL_UINT32 *pBuffer, KAL_UINT32 len)
{
int ret = KAL_FAIL;
KAL_UINT32 H2D_sw_int = H2D_INT_xboot_H2DMB;
if (len == 4) {
ret = sdio_func1_wr(SDIO_IP_H2DSM0R, pBuffer, 4);
//add SW int for inform
if (ret == KAL_SUCCESS) {
ret = sdio_func1_wr(SDIO_IP_WSICR, &H2D_sw_int, 4);
}
} else if (len == 8) {
ret = sdio_func1_wr(SDIO_IP_H2DSM0R, pBuffer, 4);
if (ret == KAL_SUCCESS) {
ret = sdio_func1_wr(SDIO_IP_H2DSM1R, (KAL_UINT32 *)((KAL_UINT32)pBuffer+4), 4);
}
//add SW int for inform
if (ret == KAL_SUCCESS) {
ret = sdio_func1_wr(SDIO_IP_WSICR, &H2D_sw_int, 4);
}
}
return ret;
}
int sdio_xboot_mb_rd(KAL_UINT32 *pBuffer, KAL_UINT32 len)
{
int ret = KAL_FAIL;
if (len == 4) {
ret = sdio_func1_rd(SDIO_IP_D2HRM0R, pBuffer, 4);
} else if (len == 8) {
ret = sdio_func1_rd(SDIO_IP_D2HRM0R, pBuffer, 4);
if (ret == KAL_SUCCESS) {
ret = sdio_func1_rd(SDIO_IP_D2HRM1R, (KAL_UINT32 *)((KAL_UINT32)pBuffer+4), 4);
}
}
return ret;
}
KAL_INT32 mtlte_hif_sdio_hw_setting(void)
{
#if TEST_DRV
return mtlte_hif_test_drv_hw_setting() ;
#else
KAL_UINT32 value ;
KAL_INT32 ret ;
KAL_UINT16 blocksize ;
blocksize = MT_LTE_SDIO_BLOCK_SIZE ;
if ((ret = sdio_property_set(HDRV_SDBUS_FUNCTION_BLOCK_LENGTH, (KAL_UINT8 *)(&blocksize), sizeof(KAL_INT16))) != KAL_SUCCESS){
return ret ;
}
value = DB_WR_BUSY_EN | DB_RD_BUSY_EN | SDIO_INT_CTL ;
if ((ret = sdio_func1_wr(SDIO_IP_WSDIOCSR, &value, 4)) != KAL_SUCCESS){
return ret ;
}
if ((ret = mtlte_hif_sdio_get_driver_own()) != KAL_SUCCESS){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERROR] %s : mtlte_hif_sdio_get_driver_own fail !!!\r\n",KAL_FUNC_NAME)) ;
return ret ;
}
value = RX_ENHANC_MODE | W_INT_CLR_CTRL; // WHISR W'1 Clear
if ((ret = sdio_func1_wr(SDIO_IP_WHCR, &value, 4)) != KAL_SUCCESS){
return ret ;
}
#endif
return KAL_SUCCESS ;
}
KAL_INT32 mtlte_hif_sdio_wait_FW_ready()
{
KAL_UINT32 cnt = 50 ;
KAL_UINT32 value ;
while (cnt--){
if (sdio_func1_rd(SDIO_IP_WCIR, &value, 4) != KAL_SUCCESS){
return KAL_FAIL ;
}
if (value & W_FUNC_RDY){
return KAL_SUCCESS ;
}
KAL_SLEEP_MSEC(100) ;
}
return KAL_FAIL ;
}
void mtlte_hif_sdio_dump(void)
{
KAL_UINT32 i ;
KAL_UINT8 rd_value ;
KAL_UINT32 rd_32_value ;
KAL_INT32 ret = 0;
KAL_RAWPRINT(("[WHISR_DUMP] --------- Start --------\r\n")) ;
ret = sdio_func1_rd(SDIO_IP_WHLPCR, &rd_32_value, sizeof(KAL_UINT32)) ;
if(ret){
KAL_RAWPRINT(("[ERR] function 1 read fail : addr : 0x%x , err_ret: 0x%x\n", SDIO_IP_WHLPCR, ret)) ;
}else{
KAL_RAWPRINT(("[WHISR_DUMP] FN1 addr :0x%x, value:0x%08x\r\n",SDIO_IP_WHLPCR, rd_32_value)) ;
}
mtlte_hif_sdio_disable_interrupt() ;
mtlte_hif_sdio_get_driver_own() ;
KAL_RAWPRINT(("The Current Tx PKT CNT : %d, %d, %d, %d, %d, %d, %d \r\n",
hif_sdio_handler.tx_pkt_cnt[0],hif_sdio_handler.tx_pkt_cnt[1],hif_sdio_handler.tx_pkt_cnt[2],hif_sdio_handler.tx_pkt_cnt[3], \
hif_sdio_handler.tx_pkt_cnt[4],hif_sdio_handler.tx_pkt_cnt[5],hif_sdio_handler.tx_pkt_cnt[6])) ;
KAL_RAWPRINT(("[WHISR_DUMP] rx0 number : %d, rx1 number : %d, rx2 number : %d, rx3 number : %d\r\n",
hif_sdio_handler.enh_whisr_cache->rx0_num,hif_sdio_handler.enh_whisr_cache->rx1_num,hif_sdio_handler.enh_whisr_cache->rx2_num,hif_sdio_handler.enh_whisr_cache->rx3_num)) ;
KAL_RAWPRINT(("\r\n[WHISR_DUMP] rx0 pkt len : \r\n")) ;
for (i=0; i<MT_LTE_RX_Q0_PKT_CNT ; i++){
KAL_RAWPRINT((" pkt[%d] = %d", i , hif_sdio_handler.enh_whisr_cache->rx0_pkt_len[i])) ;
}
KAL_RAWPRINT(("\r\n[WHISR_DUMP] rx1 pkt len : \r\n")) ;
for (i=0; i<MT_LTE_RX_Q1_PKT_CNT ; i++){
KAL_RAWPRINT((" pkt[%d] = %d", i , hif_sdio_handler.enh_whisr_cache->rx1_pkt_len[i])) ;
}
KAL_RAWPRINT(("\r\n[WHISR_DUMP] rx2 pkt len : \r\n")) ;
for (i=0; i<MT_LTE_RX_Q2_PKT_CNT ; i++){
KAL_RAWPRINT((" pkt[%d] = %d", i , hif_sdio_handler.enh_whisr_cache->rx2_pkt_len[i])) ;
}
KAL_RAWPRINT(("\r\n[WHISR_DUMP] rx3 pkt len : \r\n")) ;
for (i=0; i<MT_LTE_RX_Q3_PKT_CNT ; i++){
KAL_RAWPRINT((" pkt[%d] = %d", i , hif_sdio_handler.enh_whisr_cache->rx3_pkt_len[i])) ;
}
KAL_RAWPRINT(("\r\n")) ;
KAL_RAWPRINT(("[WHISR_DUMP] d2hrm0r : 0x%08x\r\n", hif_sdio_handler.enh_whisr_cache->d2hrm0r)) ;
KAL_RAWPRINT(("[WHISR_DUMP] d2hrm1r : 0x%08x\r\n", hif_sdio_handler.enh_whisr_cache->d2hrm1r)) ;
KAL_RAWPRINT(("[WHISR_DUMP] wasr : 0x%08x\r\n", hif_sdio_handler.sdio_wasr_cache->u.asUINT32)) ;
KAL_RAWPRINT(("[WHISR_DUMP] FW_OWN : %d\r\n", hif_sdio_handler.fw_own)) ;
for (i=SDIO_FN0_CCCR_CSRR ; i<=SDIO_FN0_CCCR_IEXTR ; i++){
ret = sdio_func0_rd(i, &rd_value, sizeof(KAL_UINT8)) ;
if(ret){
KAL_RAWPRINT(("[ERR] function 0 read fail : addr : 0x%x , err_ret: 0x%x\n", i, ret)) ;
}else{
KAL_RAWPRINT(("[WHISR_DUMP] FN0 addr :0x%x, value:0x%02x\r\n",i, rd_value)) ;
}
}
for (i=SDIO_FN1_FBR_CSAR ; i<=SDIO_FN1_FBR_F1BSR+2 ; i++){
ret = sdio_func0_rd(i, &rd_value, sizeof(KAL_UINT8)) ;
if(ret){
KAL_RAWPRINT(("[ERR] function 0 read fail : addr : 0x%x , err_ret: 0x%x\n", i, ret)) ;
}else{
KAL_RAWPRINT(("[WHISR_DUMP] FN0 addr :0x%x, value:0x%02x\r\n",i, rd_value)) ;
}
}
for (i=SDIO_IP_WCIR ; i<=SDIO_IP_WASR ; i+=4){
ret = sdio_func1_rd(i, &rd_32_value, sizeof(KAL_UINT32)) ;
if(ret){
KAL_RAWPRINT(("[ERR] function 1 read fail : addr : 0x%x , err_ret: 0x%x\n", i, ret)) ;
}else{
KAL_RAWPRINT(("[WHISR_DUMP] FN1 addr :0x%x, value:0x%08x\r\n",i, rd_32_value)) ;
}
}
mtlte_hif_sdio_enable_interrupt();
KAL_RAWPRINT(("[WHISR_DUMP] --------- End --------\r\n")) ;
}
KAL_INT32 mtlte_hif_register_hif_to_sys_sleep_callback(void *func_ptr , KAL_UINT32 data)
{
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
hif_sdio_handler.sys_callback.sleep_callback_func = func_ptr ;
hif_sdio_handler.sys_callback.sleep_private_data = data ;
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
return KAL_SUCCESS ;
}
KAL_INT32 mtlte_hif_register_hif_to_sys_wake_callback(void *func_ptr , KAL_UINT32 data)
{
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
hif_sdio_handler.sys_callback.callback_func = func_ptr ;
hif_sdio_handler.sys_callback.private_data = data ;
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
return KAL_SUCCESS ;
}
KAL_INT32 mtlte_hif_sdio_tx_kick_process(KAL_UINT32 data)
{
KAL_DBGPRINT(KAL, DBG_INFO,("[TX] mtlte_hif_sdio_tx_kick_process\r\n")) ;
if (hif_sdio_handler.sys_callback.callback_func){
return hif_sdio_handler.sys_callback.callback_func(hif_sdio_handler.sys_callback.private_data) ;
}else{
return KAL_FAIL ;
}
}
KAL_INT32 mtlte_hif_sdio_rx_sleep_process(void)
{
KAL_DBGPRINT(KAL, DBG_INFO,("[TX] mtlte_hif_sdio_rx_sleep_process\r\n")) ;
if (hif_sdio_handler.sys_callback.sleep_callback_func){
return hif_sdio_handler.sys_callback.sleep_callback_func(hif_sdio_handler.sys_callback.sleep_private_data) ;
}else{
return KAL_FAIL ;
}
}
static inline void mtlte_hif_sdio_enhance_whisr_handle(sdio_whisr_enhance *p_enh_wxhisr)
{
#if TEST_DRV
mtlte_hif_test_drv_whisr_handle(p_enh_wxhisr) ;;
#else
sdio_whisr *pwhisr = &(p_enh_wxhisr->whisr) ;
// 1. update the Tx Pkt Count
hif_sdio_handler.tx_pkt_cnt[0] += p_enh_wxhisr->whtsr0.u.bits.tq0_cnt ;
hif_sdio_handler.tx_pkt_cnt[1] += p_enh_wxhisr->whtsr0.u.bits.tq1_cnt ;
hif_sdio_handler.tx_pkt_cnt[2] += p_enh_wxhisr->whtsr0.u.bits.tq2_cnt ;
hif_sdio_handler.tx_pkt_cnt[3] += p_enh_wxhisr->whtsr0.u.bits.tq3_cnt ;
hif_sdio_handler.tx_pkt_cnt[4] += p_enh_wxhisr->whtsr1.u.bits.tq4_cnt ;
hif_sdio_handler.tx_pkt_cnt[5] += p_enh_wxhisr->whtsr1.u.bits.tq5_cnt ;
hif_sdio_handler.tx_pkt_cnt[6] += p_enh_wxhisr->whtsr1.u.bits.tq6_cnt ;
//hif_sdio_handler.tx_pkt_cnt[7] += p_enh_wxhisr->whtsr1.u.bits.tq7_cnt ;
KAL_DBGPRINT(KAL, DBG_INFO,("The Tx PKT CNT update to : %d, %d, %d, %d, %d, %d, %d, \r\n",
hif_sdio_handler.tx_pkt_cnt[0],hif_sdio_handler.tx_pkt_cnt[1],hif_sdio_handler.tx_pkt_cnt[2],hif_sdio_handler.tx_pkt_cnt[3], \
hif_sdio_handler.tx_pkt_cnt[4],hif_sdio_handler.tx_pkt_cnt[5],hif_sdio_handler.tx_pkt_cnt[6] /*,hif_sdio_handler.tx_pkt_cnt[7]*/)) ;
// 2. Ack the interrupt status (Because the interrupt is turn off during ISR executing,
// and some sw_int flow control will sent same int again after we ack the original one.
// So ack operation must be executed before sw int handle.
if (pwhisr->u.bits.fw_ownback_int || pwhisr->u.bits.d2h_sw_int){
if(sdio_func1_wr(SDIO_IP_WHISR, &(pwhisr->u.asUINT32),4)){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] Ack the WHISR interrupt sdio_func1_rd fail\r\n")) ;
}
}
// 3. handle the abnormal case
if (pwhisr->u.bits.abnormal_int){
if(sdio_func1_rd(SDIO_IP_WASR, hif_sdio_handler.sdio_wasr_cache, sizeof(sdio_wasr))){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] Get the abnormal interrupt sdio_func1_rd fail\r\n")) ;
}
KAL_RAWPRINT(("[ERR] Get the abnormal interrupt status : 0x%08x\r\n", hif_sdio_handler.sdio_wasr_cache->u.asUINT32)) ;
KAL_ASSERT(0);
}
// 4. handle the sw interrupt case
if(0 != pwhisr->u.bits.d2h_sw_int){
mtlte_df_swint_handle((unsigned int)pwhisr->u.asUINT32 );
}
#endif
}
static inline void mtlte_hif_sdio_read_whisr_enhance(void)
{
#if TEST_DRV
/* directly copy the enhance mode whisr to our SW cache */
if(1 == test_rx_tail_change){
// for rx tail length change test
if(sdio_func1_rd(SDIO_IP_WHISR, hif_sdio_handler.enh_whisr_cache, test_rx_tail_len)){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR]mtlte_hif_sdio_read_whisr_enhance => sdio_func1_rd SDIO_IP_WHISR fail\r\n")) ;
return ;
}
transform_whisr_rx_tail(hif_sdio_handler.enh_whisr_cache);
}else{
// normal case
if(sdio_func1_rd(SDIO_IP_WHISR, hif_sdio_handler.enh_whisr_cache,MT_LTE_RX_TAILOR_LENGTH)){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR]mtlte_hif_sdio_read_whisr_enhance => sdio_func1_rd SDIO_IP_WHISR fail\r\n")) ;
return ;
}
}
mtlte_hif_test_drv_whisr_tail_handle(hif_sdio_handler.enh_whisr_cache);
#else
if(sdio_func1_rd(SDIO_IP_WHISR, hif_sdio_handler.enh_whisr_cache,MT_LTE_RX_TAILOR_LENGTH)){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR]mtlte_hif_sdio_read_whisr_enhance => sdio_func1_rd SDIO_IP_WHISR fail\r\n")) ;
return ;
}
#endif
mtlte_hif_sdio_enhance_whisr_handle(hif_sdio_handler.enh_whisr_cache) ;
}
inline KAL_UINT32 mtlte_hif_sdio_tx_chk_pkt_num(KAL_UINT32 txqno){
return mtlte_df_UL_pkt_in_swq(txqno) ;
}
inline KAL_UINT32 mtlte_hif_sdio_rx_chk_pkt_num(KAL_UINT32 rxqno){
switch(rxqno){
case RXQ_Q0:
return hif_sdio_handler.enh_whisr_cache->rx0_num ;
case RXQ_Q1:
return hif_sdio_handler.enh_whisr_cache->rx1_num ;
case RXQ_Q2:
return hif_sdio_handler.enh_whisr_cache->rx2_num ;
case RXQ_Q3:
return hif_sdio_handler.enh_whisr_cache->rx3_num ;
default :
return 0 ;
}
}
// LTE Uplink, from host to device
static SDIO_TXRXWORK_RESP mtlte_hif_sdio_tx(KAL_UINT32 txqno)
{
KAL_UINT32 pkt_in_q, try_to_send_pkt_num ;
KAL_UINT32 pkt_num_sent = 0;
SDIO_TXRXWORK_RESP ret_resp = 0 ;
sdio_tx_sdu_header * tx_header_temp ;
KAL_UINT32 tx_pkt_len ;
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s, txqno: %d\n",KAL_FUNC_NAME, txqno)) ;
/********************************************************
* Process Tx Port 0
*********************************************************/
/* Clean the data buffer offset */
hif_sdio_handler.data_buf_offset = 0 ;
pkt_in_q = mtlte_df_UL_pkt_in_swq(txqno);
KAL_DBGPRINT(KAL, DBG_INFO,("tx pkt in swq %d is %d\n",txqno, pkt_in_q)) ;
#if 1
if ( (pkt_in_q == 0) || (hif_sdio_handler.tx_expt_stop[txqno] == 1) ){
try_to_send_pkt_num = 0 ;
}else if (pkt_in_q > hif_sdio_handler.tx_pkt_cnt[txqno]){
KAL_DBGPRINT(KAL, DBG_INFO,("[TX] try_to_send_pkt_num is not complete\r\n")) ;
try_to_send_pkt_num = hif_sdio_handler.tx_pkt_cnt[txqno] ;
ret_resp |= WORK_RESP_TX_NO_RESOURCE ;
ret_resp |= WORK_RESP_TX_NOT_COMPLETE ;
}else{
try_to_send_pkt_num = pkt_in_q ;
}
#else
if (pkt_in_q == 0){
try_to_send_pkt_num = 0 ;
}else{
try_to_send_pkt_num = pkt_in_q ;
}
#endif
while(try_to_send_pkt_num > 0){
if (hif_sdio_handler.data_buf_offset > MT_LTE_SDIO_DATA_BUFF_TX_LIMIT){
KAL_DBGPRINT(KAL, DBG_INFO,("[TX] send data over buff tx limited\r\n")) ;
/* Stop , goto send tx data */
//break ;
ret_resp |= WORK_RESP_TX_NOT_COMPLETE ;
goto TX_PORT_SEND ; /*strick priority, high priority queue will be sent until it's empty*/
}
// 1. fill the Tx data from DF pkt , so we pre off set Tx header length
tx_pkt_len = mtlte_df_UL_deswq_buf(txqno, hif_sdio_handler.data_buf+MT_LTE_TX_HEADER_LENGTH+hif_sdio_handler.data_buf_offset) ;
#if !defined(FORMAL_RELEASE)
KAL_ASSERT((tx_pkt_len>0) && (tx_pkt_len<=MT_LTE_TRX_MAX_PKT_SIZE)) ;
#endif
// 2. fill the Tx header
tx_header_temp = (sdio_tx_sdu_header *)(hif_sdio_handler.data_buf+hif_sdio_handler.data_buf_offset) ;
tx_header_temp->u.bits.tx_type = txqno ;
//tx_header_temp->u.bits.length = tx_pkt_len;
// Add the tx header length
tx_header_temp->u.bits.length = tx_pkt_len+MT_LTE_TX_HEADER_LENGTH;
// 3. update the data_buf_offset
hif_sdio_handler.data_buf_offset += (MT_LTE_TX_HEADER_LENGTH + KAL_ALIGN_TO_DWORD(tx_pkt_len)) ;
// 4. update the packet count
try_to_send_pkt_num-- ;
hif_sdio_handler.tx_pkt_cnt[txqno]-- ;
pkt_num_sent++;
#if INTEGRATION_DEBUG
if(eemcs_sdio_throughput_log == 1){
sdio_txq_skb_log[txqno]++;
}
#endif
}
TX_PORT_SEND :
if (hif_sdio_handler.data_buf_offset){ // we have Tx data fill in the buffer
KAL_DBGPRINT(KAL, DBG_TRACE,("[TX] TXQ %d send data, data_buf_offset is %d\r\n", txqno, hif_sdio_handler.data_buf_offset)) ;
//KAL_DBGPRINT(KAL, DBG_ERROR,("[TEST] MT_LTE_SDIO_DATA_BUFF_LEN = %d, MT_LTE_SDIO_DATA_BUFF_TX_LIMIT = %d\r\n", MT_LTE_SDIO_DATA_BUFF_LEN, MT_LTE_SDIO_DATA_BUFF_TX_LIMIT)) ;
//KAL_DBGPRINT(KAL, DBG_ERROR,("[TEST] MT_LTE_SDIO_DATA_BUFF_LEN_UNALIGN = %d \r\n", MT_LTE_SDIO_DATA_BUFF_LEN_UNALIGN)) ;
// 5. fill padding 0 tail if necessary
if (hif_sdio_handler.data_buf_offset != MT_LTE_SDIO_DATA_BUFF_LEN){
KAL_ZERO_MEM((hif_sdio_handler.data_buf+hif_sdio_handler.data_buf_offset),MT_LTE_TX_ZERO_PADDING_LEN) ;
}
#if 0
//KAL_SLEEP_MSEC(10) ;
ut_dump_tx_sdu( 1 , hif_sdio_handler.data_buf) ;
#else
KAL_ASSERT(ALIGN_TO_BLOCK_SIZE(hif_sdio_handler.data_buf_offset)<=MT_LTE_SDIO_DATA_BUFF_LEN) ;
if(sdio_func1_wr(tx_queue_info[txqno].port_address, hif_sdio_handler.data_buf, ALIGN_TO_BLOCK_SIZE(hif_sdio_handler.data_buf_offset))){
ret_resp |= WORK_RESP_TX_DATA_ERROR ;
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] mtlte_hif_sdio_tx => sdio_func1_wr 0x%08x fail\r\n",tx_queue_info[txqno].port_address)) ;
}
#ifdef DEBUG_SDIO
if (pkt_num_sent > 0)
{
setBufferFlag(txqno, tx_data_kthread_queues[txqno].index-pkt_num_sent, pkt_num_sent);
}
#endif
mtlte_df_UL_callback(txqno); // for wake up tx blocking I/O
/* debug*/
//KAL_UINT32 print_index ;
//if(txqno == 1){
//KAL_DBGPRINT(KAL, DBG_WARN,("first block : \r\n ")) ;
//for(print_index=0; print_index<256; print_index++)
// KAL_DBGPRINT(KAL, DBG_WARN,("%x ", (*(KAL_UINT8 *)(hif_sdio_handler.data_buf+print_index)))) ;
//KAL_DBGPRINT(KAL, DBG_WARN,("last block : \r\n ")) ;
//for(print_index=ALIGN_TO_BLOCK_SIZE(hif_sdio_handler.data_buf_offset)-256; print_index<ALIGN_TO_BLOCK_SIZE(hif_sdio_handler.data_buf_offset); print_index++)
// KAL_DBGPRINT(KAL, DBG_WARN,("%x ", (*(KAL_UINT8 *)(hif_sdio_handler.data_buf+print_index)))) ;
//}
//KAL_DBGPRINT(KAL, DBG_WARN,("\r\n")) ;
#endif
ret_resp |= WORK_RESP_TX_SENT_PKT ;
}
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
return ret_resp ;
}
// LTE Downlink, from device to host
static SDIO_TXRXWORK_RESP mtlte_hif_sdio_rx(KAL_UINT32 rxqno)
{
SDIO_TXRXWORK_RESP ret_resp = 0 ;
KAL_UINT32 j ;
KAL_UINT32 total_len ;
sdio_whisr_enhance *tailor_cache = NULL;
KAL_UINT16 *fw_rx_pkt_num ;
KAL_UINT16 *fw_rx_pkt_len ;
KAL_UINT32 wait_start = 0, cur_time = 0;
#if THREAD_FOR_MEMCPY_SKB
KAL_UINT32 rxbuf_num_thistime;
MTLTE_HIF_RX_BUF_USAGE buf_usage_now;
#endif
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
// 1. prepare the corresponding rx queue number and packet length pointer
total_len = 0 ;
switch(rxqno){
case RXQ_Q0:
{
fw_rx_pkt_num = &(hif_sdio_handler.enh_whisr_cache->rx0_num) ;
fw_rx_pkt_len = hif_sdio_handler.enh_whisr_cache->rx0_pkt_len ;
break ;
}
case RXQ_Q1:
{
fw_rx_pkt_num = &(hif_sdio_handler.enh_whisr_cache->rx1_num) ;
fw_rx_pkt_len = hif_sdio_handler.enh_whisr_cache->rx1_pkt_len ;
break ;
}
case RXQ_Q2:
{
fw_rx_pkt_num = &(hif_sdio_handler.enh_whisr_cache->rx2_num) ;
fw_rx_pkt_len = hif_sdio_handler.enh_whisr_cache->rx2_pkt_len ;
break;
}
case RXQ_Q3:
{
fw_rx_pkt_num = &(hif_sdio_handler.enh_whisr_cache->rx3_num) ;
fw_rx_pkt_len = hif_sdio_handler.enh_whisr_cache->rx3_pkt_len ;
break;
}
default :
{
KAL_ASSERT(0) ;
break;
}
}
{
// 1.5 Check whether this que is no needs to transfer in exception mode.
if ( hif_sdio_handler.rx_expt_stop[rxqno] == 1 ){
KAL_DBGPRINT(KAL, DBG_LOUD,("[RX] RXQ%d is stop because no need in exception mode \r\n", rxqno)) ;
goto RX_UPDATE_WHISR ;
}
#if FORMAL_DL_FLOW_CONTROL
// 1.8 Check whether this que is no needs to transfer due to DL flow control.
if ( hif_sdio_handler.rx_fl_ctrl_stop[rxqno] == 1 ){
KAL_DBGPRINT(KAL, DBG_LOUD,("[RX] RXQ%d is stop due to manual flow control \r\n", rxqno)) ;
goto RX_UPDATE_WHISR ;
}
#endif
// 1.9 Check whether this que is no needs to transfer due to manual stop.
if ( hif_sdio_handler.rx_manual_stop[rxqno] == 1 ){
KAL_DBGPRINT(KAL, DBG_LOUD,("[RX] RXQ%d is stop by manual \r\n", rxqno)) ;
goto RX_UPDATE_WHISR ;
}
// 2. Check if there is any rx packet from FW
if (*fw_rx_pkt_num == 0){
KAL_DBGPRINT(KAL, DBG_LOUD,("[RX] RXQ%d RX PKT NUM is 0\r\n", rxqno)) ;
goto RX_UPDATE_WHISR ;
}
#if THREAD_FOR_MEMCPY_SKB
#if !ALLOCATE_SKB_IN_QWORK
#if BUFFER_POOL_FOR_EACH_QUE
if (mtlte_df_DL_pkt_in_buff_pool(rxqno) < rx_queue_info[rxqno].max_rx_pktcnt){
mtlte_df_DL_try_reload_swq() ; // try to reload it
}
#else
if (mtlte_df_DL_pkt_in_buff_pool() < rx_queue_info[rxqno].max_rx_pktcnt){
mtlte_df_DL_try_reload_swq() ; // try to reload it
}
#endif
#endif
#else
// 3. Check the DL pkt buffer pool is enough or not to receive the rx packet
#if BUFFER_POOL_FOR_EACH_QUE
if (mtlte_df_DL_pkt_in_buff_pool(rxqno) < rx_queue_info[rxqno].max_rx_pktcnt){
#if IMMEDIATE_RELOAD_DL_SKB
while (mtlte_df_DL_pkt_in_buff_pool(rxqno) < rx_queue_info[rxqno].max_rx_pktcnt){
mtlte_df_DL_prepare_skb_for_swq_short(rx_queue_info[rxqno].max_rx_pktcnt, rxqno);
if (mtlte_df_DL_pkt_in_buff_pool(rxqno) < rx_queue_info[rxqno].max_rx_pktcnt){
KAL_SLEEP_USEC(1000);
}
}
#else
KAL_DBGPRINT(KAL, DBG_INFO,("[RX] RXQ%d mtlte_df_DL_pkt_in_buff_pool is unenough\r\n", rxqno)) ;
ret_resp |= WORK_RESP_RX_NOT_COMPLETE ;
mtlte_df_DL_try_reload_swq() ; // try to reload it
goto RX_UPDATE_WHISR ;
#endif
}
#else
if (mtlte_df_DL_pkt_in_buff_pool() < rx_queue_info[rxqno].max_rx_pktcnt){
#if IMMEDIATE_RELOAD_DL_SKB
while (mtlte_df_DL_pkt_in_buff_pool() < rx_queue_info[rxqno].max_rx_pktcnt){
mtlte_df_DL_prepare_skb_for_swq_short(rx_queue_info[rxqno].max_rx_pktcnt);
if (mtlte_df_DL_pkt_in_buff_pool() < rx_queue_info[rxqno].max_rx_pktcnt){
KAL_SLEEP_USEC(1000);
}
}
#else
KAL_DBGPRINT(KAL, DBG_INFO,("[RX] RXQ%d mtlte_df_DL_pkt_in_buff_pool is unenough\r\n", rxqno)) ;
ret_resp |= WORK_RESP_RX_NOT_COMPLETE ;
mtlte_df_DL_try_reload_swq() ; // try to reload it
goto RX_UPDATE_WHISR ;
#endif
}
#endif
#endif
// 4. Check the SWQ is over thereshold or not
if ( mtlte_df_DL_pkt_in_swq(rxqno) > (rx_queue_info[rxqno].max_rx_swq_inuse)){
KAL_DBGPRINT(KAL, DBG_INFO,("[RX] RXQ%d mtlte_df_DL_pkt_in_swq is over threshold\r\n", rxqno)) ;
ret_resp |= WORK_RESP_RX_NOT_COMPLETE ;
goto RX_UPDATE_WHISR ;
}
// 5. calculate the total size
total_len = 0 ;
for (j=0 ; j< *(fw_rx_pkt_num) ; j++){
total_len += (KAL_ALIGN_TO_DWORD(fw_rx_pkt_len[j])+MT_LTE_RX_LEGACY_SDU_TAIL) ;
}
#if TEST_DRV
if(1 == test_rx_tail_change){
total_len += (MT_LTE_RX_TAILOR_PRESPACE + test_rx_tail_len) ;
}else{
total_len += (MT_LTE_RX_TAILOR_PRESPACE + MT_LTE_RX_TAILOR_LENGTH) ;
}
#else
total_len += (MT_LTE_RX_TAILOR_PRESPACE + MT_LTE_RX_TAILOR_LENGTH) ;
#endif
#if !defined(FORMAL_RELEASE)
if(ALIGN_TO_BLOCK_SIZE(total_len) > MT_LTE_SDIO_DATA_BUFF_LEN){
KAL_DBGPRINT(KAL, DBG_ERROR,("[RX] total_len = %d , MT_LTE_SDIO_DATA_BUFF_LEN = %d \r\n", total_len, MT_LTE_SDIO_DATA_BUFF_LEN)) ;
}
KAL_ASSERT(ALIGN_TO_BLOCK_SIZE(total_len)<=MT_LTE_SDIO_DATA_BUFF_LEN) ;
#endif
#if THREAD_FOR_MEMCPY_SKB
// 5.5 Find available RX_BUF
rxbuf_num_thistime = hif_sdio_handler.rx_buf_order_recv;
KAL_MUTEXLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_num_thistime]);
buf_usage_now = hif_sdio_handler.rx_buf_usage[rxbuf_num_thistime];
KAL_MUTEXUNLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_num_thistime]);
wait_start = jiffies;
#if USE_EVENT_TO_WAKE_BUFFER
if(buf_usage_now != NOT_BE_USED){
wait_event_interruptible( lte_dev_p->sdio_thread_wq, (kthread_should_stop() || (hif_sdio_handler.wake_evt_buff[rxbuf_num_thistime]==1)));
if (kthread_should_stop()) {
goto RX_THREAD_STOP;
}else{
KAL_MUTEXLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_num_thistime]);
buf_usage_now = hif_sdio_handler.rx_buf_usage[rxbuf_num_thistime];
KAL_MUTEXUNLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_num_thistime]);
}
}
#endif
while(buf_usage_now != NOT_BE_USED){
//KAL_SLEEP_USEC(30);
KAL_SLEEP_MSEC(5);
KAL_MUTEXLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_num_thistime]);
buf_usage_now = hif_sdio_handler.rx_buf_usage[rxbuf_num_thistime];
KAL_MUTEXUNLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_num_thistime]);
}
if(buf_usage_now == NOT_BE_USED){
hif_sdio_handler.rx_buf_order_recv++;
if(hif_sdio_handler.rx_buf_order_recv >= RX_BUF_NUM){
hif_sdio_handler.rx_buf_order_recv = 0;
}
}
#if USE_EVENT_TO_WAKE_BUFFER
else{
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] kthread is waked up by wake_evt_buff[%d], but buf_usage_now != NOT_BE_USED \r\n", rxbuf_num_thistime)) ;
KAL_ASSERT(0);
}
#endif
cur_time = jiffies;
if (cur_time > wait_start) {
rxq_wait_big_buf_time = cur_time - wait_start;
if (rxq_wait_big_buf_time > 4) { // > 40ms
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf][WARN] DLQ%d rxq_wait_big_buf_time=%dms, rxbuf_num_thistime=%d\n", rxqno, 10*rxq_wait_big_buf_time, rxbuf_num_thistime)) ;
}
}
#if INTEGRATION_DEBUG
if(eemcs_sdio_throughput_log == 1){
sdio_rxq_skb_log[rxqno]+= *(fw_rx_pkt_num);
}
#endif
// 6. start read data from FW
if(sdio_func1_rd(rx_queue_info[rxqno].port_address, hif_sdio_handler.rx_data_buf[rxbuf_num_thistime], ALIGN_TO_BLOCK_SIZE(total_len))){
ret_resp |= WORK_RESP_RX_DATA_ERROR ;
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] mtlte_hif_sdio_rx => sdio_func1_rd SDIO_IP_WRDR0 fail\r\n")) ;
}
KAL_COPY_MEM(hif_sdio_handler.whisr_for_rxbuf[rxbuf_num_thistime], hif_sdio_handler.enh_whisr_cache, sizeof(sdio_whisr_enhance)) ;
// 7. get the tailor
total_len = 0;
for (j=0 ; j< *(fw_rx_pkt_num) ; j++){
total_len +=KAL_ALIGN_TO_DWORD(fw_rx_pkt_len[j])+MT_LTE_RX_LEGACY_SDU_TAIL ;
}
tailor_cache = (sdio_whisr_enhance *)(hif_sdio_handler.rx_data_buf[rxbuf_num_thistime] + total_len + MT_LTE_RX_TAILOR_PRESPACE) ;
// for rx tail length change test
if(1 == test_rx_tail_change){
transform_whisr_rx_tail(tailor_cache);
}
// 8. set the WORK_RESP_RX_RECV_PKT flag, because we get some data from FW
ret_resp |= WORK_RESP_RX_RECV_PKT ;
// 9. kick the pop to the upper layer thread
#if USE_EVENT_TO_WAKE_BUFFER
KAL_MUTEXLOCK(&hif_sdio_handler.wake_evt_lock[rxbuf_num_thistime]);
hif_sdio_handler.wake_evt_buff[rxbuf_num_thistime]= 0;
KAL_MUTEXUNLOCK(&hif_sdio_handler.wake_evt_lock[rxbuf_num_thistime]);
#endif
KAL_MUTEXLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_num_thistime]);
hif_sdio_handler.rx_buf_usage[rxbuf_num_thistime] = (MTLTE_HIF_RX_BUF_USAGE)rxqno;
KAL_MUTEXUNLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_num_thistime]);
#if defined (TCP_OUT_OF_ORDER_SOLUTION)
KAL_INT32 cpu;
if (num_online_cpus() == 1) {
lte_online_cpu = 0;
} else if (!cpu_online(lte_online_cpu) || (lte_online_cpu == 0)) {
if (unlikely(lte_online_cpu == 0)) {
KAL_DBGPRINT(KAL, DBG_ERROR, ("[Warning]queue_work_on_cpu0 when online_cpus=%d\n", num_possible_cpus())) ;
}
for (cpu=(lte_online_cpu+1); cpu<num_possible_cpus(); cpu++) {
if (cpu_online(cpu)) {
lte_online_cpu = cpu;
break;
}
}
if (cpu == num_possible_cpus()) {
for (cpu=lte_online_cpu; cpu>=0; cpu--) {
if (cpu_online(cpu)) {
lte_online_cpu = cpu;
break;
}
}
}
}
queue_work_on(lte_online_cpu, hif_sdio_handler.rx_memcpy_work_queue, &hif_sdio_handler.rx_memcpy_work);
KAL_DBGPRINT(KAL, DBG_INFO, ("mtlte_hif_sdio_rx: queue_work_on online_cpu=%d, cpus=%d\n", lte_online_cpu, num_possible_cpus())) ;
#else
queue_work(hif_sdio_handler.rx_memcpy_work_queue, &hif_sdio_handler.rx_memcpy_work);
#endif
#else
// 6. start read data from FW
if(sdio_func1_rd(rx_queue_info[rxqno].port_address, hif_sdio_handler.data_buf, ALIGN_TO_BLOCK_SIZE(total_len))){
ret_resp |= WORK_RESP_RX_DATA_ERROR ;
KAL_DBGPRINT(KAL, DBG_ERROR, ("[ERR] mtlte_hif_sdio_rx => sdio_func1_rd SDIO_IP_WRDR0 fail\r\n")) ;
}
// 7. pop to the upper layer
total_len = 0 ; // reuse the total_len to scan the buffer
for (j=0 ; j< *(fw_rx_pkt_num) ; j++){
#if !defined(FORMAL_RELEASE)
KAL_ASSERT(mtlte_df_DL_enswq_buf(rxqno, (hif_sdio_handler.data_buf + total_len), fw_rx_pkt_len[j]) == KAL_SUCCESS) ;
#else
mtlte_df_DL_enswq_buf(rxqno, (hif_sdio_handler.data_buf + total_len), fw_rx_pkt_len[j]) ;
#endif
total_len +=KAL_ALIGN_TO_DWORD(fw_rx_pkt_len[j])+MT_LTE_RX_LEGACY_SDU_TAIL ;
}
#if USE_QUE_WORK_DISPATCH_RX
#if USE_MULTI_QUE_DISPATCH
mtlte_df_DL_try_dispatch_rxque(rxqno);
#else
mtlte_df_DL_try_dispatch_rx();
#endif
#endif
KAL_DBGPRINT(KAL, DBG_TRACE,("[RX] RXQ%d receive total align length: %d , total packets: %d\r\n", rxqno, total_len, j)) ;
// 8. get the tailor
tailor_cache = (sdio_whisr_enhance *)(hif_sdio_handler.data_buf + total_len + MT_LTE_RX_TAILOR_PRESPACE) ;
#if TEST_DRV
// for rx tail length change test
if(1 == test_rx_tail_change){
transform_whisr_rx_tail(tailor_cache);
}
#endif
// 9. set the WORK_RESP_RX_RECV_PKT flag, because we get some data from FW
ret_resp |= WORK_RESP_RX_RECV_PKT ;
#endif
}
RX_UPDATE_WHISR:
// 10. Update the tailor
if (tailor_cache != NULL){
KAL_DBGPRINT(KAL, DBG_TRACE,("[RX] update the whisr cache by the RX tailor \n")) ;
/* copy the enhance mode whisr from tailor to our SW cache */
#if 1
KAL_COPY_MEM(hif_sdio_handler.enh_whisr_cache, tailor_cache, sizeof(sdio_whisr_enhance)) ;
mtlte_hif_sdio_enhance_whisr_handle(hif_sdio_handler.enh_whisr_cache) ;
#endif
}
#if USE_EVENT_TO_WAKE_BUFFER
RX_THREAD_STOP:
#endif
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
return ret_resp ;
}
KAL_INT32 mtlte_hif_expt_mode_init(void)
{
KAL_UINT32 i;
KAL_UINT32 h2d_ack_int;
KAL_UINT32 cnt = 500 ;
KAL_UINT32 init_done_int ;
mtlte_hif_sdio_disable_interrupt();
mtlte_hif_sdio_mask_interrupt();
mtlte_hif_sdio_get_driver_own();
mtlte_hif_sdio_enable_fw_own_back(0);
mtlte_hif_sdio_txrx_proc_enable(0);
// [SDIO]Clean related variable , drop UL skb
for(i=0; i<TXQ_NUM; i++)
{
mtlte_df_UL_swq_drop_skb(i);
}
KAL_ZERO_MEM(hif_sdio_handler.enh_whisr_cache, sizeof(sdio_whisr_enhance)) ;
KAL_ZERO_MEM(hif_sdio_handler.sdio_wasr_cache, sizeof(sdio_wasr)) ;
for(i=0; i<TXQ_NUM; i++)
{
hif_sdio_handler.tx_pkt_cnt[i] = 0;
hif_sdio_handler.tx_expt_stop[i] = 1;
}
for(i=0; i<RXQ_NUM; i++)
{
hif_sdio_handler.rx_expt_stop[i] = 1;
}
// ack interrupt
h2d_ack_int = H2D_INT_except_ack;
sdio_func1_wr(SDIO_IP_WSICR, &h2d_ack_int, 4);
// Polling device Exception Init Done
while (cnt--){
if (sdio_func1_rd(SDIO_IP_WHISR, &init_done_int, 4) != KAL_SUCCESS){
return KAL_FAIL ;
}
if (init_done_int & D2H_INT_except_init_done){
init_done_int = D2H_INT_except_init_done;
sdio_func1_wr(SDIO_IP_WHISR, &init_done_int, 4) ;
mtlte_hif_sdio_txrx_proc_enable(1);
return KAL_SUCCESS ;
}
KAL_SLEEP_MSEC(10) ;
}
return KAL_FAIL ;
}
KAL_INT32 mtlte_hif_expt_restart_que(KAL_UINT32 is_DL, KAL_UINT32 q_num)
{
KAL_UINT32 value ;
KAL_DBGPRINT(KAL, DBG_LOUD,("[INT] mtlte_hif_sdio_expt_restart_que <==========>\r\n")) ;
if(is_DL)
{
if (sdio_func1_rd(SDIO_IP_WHIER, &value, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
value |= (0x1 << (q_num+1));
if (sdio_func1_wr(SDIO_IP_WHIER, &value, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
hif_sdio_handler.rx_expt_stop[q_num] = 0;
}
else
{
hif_sdio_handler.tx_pkt_cnt[q_num] = 0;
hif_sdio_handler.tx_expt_stop[q_num] = 0;
}
return KAL_SUCCESS ;
}
KAL_INT32 mtlte_hif_expt_unmask_swint(void)
{
KAL_UINT32 value ;
KAL_DBGPRINT(KAL, DBG_LOUD,("[INT] mtlte_hif_expt_unmask_swint <==========>\r\n")) ;
if (sdio_func1_rd(SDIO_IP_WHIER, &value, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
value |= 0xFFFFFF00;
if (sdio_func1_wr(SDIO_IP_WHIER, &value, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
return KAL_SUCCESS ;
}
KAL_INT32 mtlte_hif_expt_reset_allQ(void)
{
KAL_UINT32 h2d_ack_int;
KAL_UINT32 reset_done_int ;
KAL_UINT32 cnt = 500 ;
KAL_UINT32 i ;
KAL_UINT32 value;
// ack interrupt
h2d_ack_int = H2D_INT_except_clearQ_ack;
sdio_func1_wr(SDIO_IP_WSICR, &h2d_ack_int, 4);
// Polling device Exception Init Done
while (cnt--){
if (sdio_func1_rd(SDIO_IP_WHISR, &reset_done_int, 4) != KAL_SUCCESS){
return KAL_FAIL ;
}
if (reset_done_int & D2H_INT_except_allQ_reset){
sdio_func1_wr(SDIO_IP_WHISR, &reset_done_int, 4) ;
mtlte_expt_reset_inform_hif();
for(i=0; i<TXQ_NUM; i++)
{
hif_sdio_handler.tx_pkt_cnt[i] = 0;
if(mtlte_expt_check_expt_q_num(0, i))
{
hif_sdio_handler.tx_expt_stop[i] = 0;
}
}
for(i=0; i<RXQ_NUM; i++)
{
if(mtlte_expt_check_expt_q_num(1, i))
{
if (sdio_func1_rd(SDIO_IP_WHIER, &value, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
value |= (0x1 << (i+1));
if (sdio_func1_wr(SDIO_IP_WHIER, &value, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
hif_sdio_handler.rx_expt_stop[i] = 0;
}
}
hif_sdio_handler.expt_reset_allQ = 0;
KAL_DBGPRINT(KAL, DBG_ERROR,("[exception] Reset que completed, Exception que can work now... \r\n")) ;
return KAL_SUCCESS ;
}
KAL_SLEEP_MSEC(10) ;
}
return KAL_FAIL;
}
KAL_INT32 mtlte_hif_expt_enable_interrupt(void)
{
return mtlte_hif_sdio_enable_interrupt();
}
KAL_INT32 mtlte_hif_expt_set_reset_allQ_bit(void)
{
hif_sdio_handler.expt_reset_allQ = 1;
return KAL_SUCCESS ;
}
#if FORMAL_DL_FLOW_CONTROL_TEST
void mtlte_hif_print_fl_ctrl(void)
{
KAL_INT32 fl_qno;
for(fl_qno=0; fl_qno<RXQ_NUM; fl_qno++){
KAL_DBGPRINT(KAL, DBG_ERROR,("[TEST] rx_fl_ctrl_stop at DLQ%d = %d \n", fl_qno, hif_sdio_handler.rx_fl_ctrl_stop[fl_qno])) ;
}
}
#endif
#define MINI_ROUND_TO_CHECK_WHISR 10
KAL_INT32 mtlte_hif_sdio_process()
{
SDIO_TXRXWORK_RESP tx_work_resp ;
SDIO_TXRXWORK_RESP rx_work_resp ;
SDIO_TXRXWORK_RESP previous_tx_work_resp ;
SDIO_TXRXWORK_RESP previous_rx_work_resp ;
KAL_UINT32 ret_resp ;
KAL_UINT32 do_again ;
KAL_UINT32 not_to_get_tail_whisr = 0 ;
/* realtime queue index */
KAL_UINT32 rr_index ;
KAL_UINT32 rr_recheck = 0 ;
/* normal queue index */
KAL_UINT32 nm_index = 0 ;
KAL_UINT32 time_of_no_resource = 0 ;
//KAL_UINT32 diff_jif = 0;
KAL_UINT32 proc_time = 0, proc_start = 0;
KAL_UINT32 log_retry_cnt = 0;
#if INTEGRATION_DEBUG
KAL_UINT32 log_qno = 0 ;
KAL_UINT32 log_total_ul = 0 ;
KAL_UINT32 log_total_dl = 0 ;
#endif
#if FORMAL_DL_FLOW_CONTROL
KAL_UINT32 fl_qno = 0 ;
KAL_UINT32 fl_int_mask = 0 ;
#endif
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
proc_start = jiffies;
#if !USING_WAKE_MD_EINT
// 1. check thw owner ship
if (mtlte_hif_sdio_get_driver_own() == KAL_FAIL){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] Get Drv Own Fail!!!\n")) ;
goto END_OF_TXRX_PROCESS ;
}
#endif
mtlte_hif_sdio_read_whisr_enhance() ;
// 3. try to reload the DL SW buffer
// mtlte_df_DL_try_reload_swq() ;
previous_tx_work_resp = 0 ;
previous_rx_work_resp = 0 ;
do_again = 1 ;
// 3. start Tx/Rx processing
while(do_again && (hif_sdio_handler.txrx_enable)) {
#if FORMAL_DL_FLOW_CONTROL
for(fl_qno=0; fl_qno<RXQ_NUM; fl_qno++){
if(true == mtlte_df_DL_check_fl_ctrl_enable(fl_qno)){
// flow control is enable, check que status of flow control
if( true == mtlte_df_DL_check_fl_ctrl_full(fl_qno) ){
if(0 == hif_sdio_handler.rx_fl_ctrl_stop[fl_qno]){
// DL skb is up to limit, but rx que not stop yet. So stop the rx que.
if (sdio_func1_rd(SDIO_IP_WHIER, &fl_int_mask, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
fl_int_mask &= ~(0x1 << (fl_qno+1));
if (sdio_func1_wr(SDIO_IP_WHIER, &fl_int_mask, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
hif_sdio_handler.rx_fl_ctrl_stop[fl_qno] = 1;
hif_sdio_handler.rx_fl_ctrl_stop_count[fl_qno]++;
if(100 > hif_sdio_handler.rx_fl_ctrl_stop_count[fl_qno]){
KAL_DBGPRINT(KAL, DBG_ERROR,("[EEMCS][SDIO][WARN] FLOW control start at DLQ%d !!!\n", fl_qno)) ;
}
}
}
else{
if(1 == hif_sdio_handler.rx_fl_ctrl_stop[fl_qno]){
// DL skb is down to threshold, but rx que not enable yet. So enable the rx que.
if (sdio_func1_rd(SDIO_IP_WHIER, &fl_int_mask, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
fl_int_mask |= (0x1 << (fl_qno+1));
if (sdio_func1_wr(SDIO_IP_WHIER, &fl_int_mask, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
hif_sdio_handler.rx_fl_ctrl_stop[fl_qno] = 0;
if(100 > hif_sdio_handler.rx_fl_ctrl_stop_count[fl_qno]){
KAL_DBGPRINT(KAL, DBG_ERROR,("[EEMCS][SDIO][WARN] FLOW control end at DLQ%d !!!\n", fl_qno)) ;
}
}
}
}
}
#endif
do_again = 0 ;
rx_work_resp = 0 ;
tx_work_resp = 0 ;
nm_index = 0 ;
while (nm_index<proc_normal_queue_num){
rr_recheck = 0 ;
/* we Always check that if the Real Time Queues have packets to handle before handle normal queue. If YES, handle each queue by round robin*/
for (rr_index = 0 ; rr_index < proc_realtime_queue_num ; rr_index++){
if (proc_realtime_queue_handle[rr_index].pkt_num_check(proc_realtime_queue_handle[rr_index].qno)>0){
rr_recheck=1 ;
if (proc_realtime_queue_handle[rr_index].is_tx){
ret_resp = mtlte_hif_sdio_tx(proc_realtime_queue_handle[rr_index].qno) ;
not_to_get_tail_whisr = (ret_resp==WORK_RESP_TX_SENT_PKT)? not_to_get_tail_whisr+1 : not_to_get_tail_whisr ;
tx_work_resp |= ret_resp ;
}else{
ret_resp = mtlte_hif_sdio_rx(proc_realtime_queue_handle[rr_index].qno) ;
not_to_get_tail_whisr = (ret_resp==WORK_RESP_RX_RECV_PKT)? 0 : not_to_get_tail_whisr ;
rx_work_resp |= ret_resp ;
}
}
}
/* Recheck the Real Time Queues before start to handle the normal queue packets*/
// TODO: wedo : this will make deadlock when que 0 has no resource
//if (rr_recheck){
// KAL_DBGPRINT(KAL, DBG_LOUD,("[DOAGAIN] RealTime Packet resent again!!\n")) ;
// continue ;
//}
/* Check that if the normal Queues have packets to handle. If YES, handle each queue by round robin*/
if (proc_normal_queue_handle[nm_index].pkt_num_check(proc_normal_queue_handle[nm_index].qno)>0){
if (proc_normal_queue_handle[nm_index].is_tx){
ret_resp = mtlte_hif_sdio_tx(proc_normal_queue_handle[nm_index].qno) ;
not_to_get_tail_whisr = (ret_resp==WORK_RESP_TX_SENT_PKT)? not_to_get_tail_whisr+1 : not_to_get_tail_whisr ;
tx_work_resp |= ret_resp ;
}else{
ret_resp = mtlte_hif_sdio_rx(proc_normal_queue_handle[nm_index].qno) ;
not_to_get_tail_whisr = (ret_resp==WORK_RESP_RX_RECV_PKT)? 0 : not_to_get_tail_whisr ;
rx_work_resp |= ret_resp ;
}
}
/* update the normal queue round robin index */
nm_index++ ;
}
// 3. If we don't do any action in RX path for many times, and the TX is out of resource, we should update the whisr again
if (tx_work_resp & WORK_RESP_TX_NO_RESOURCE || not_to_get_tail_whisr>MINI_ROUND_TO_CHECK_WHISR){
/* no Rx and Tx need to get pkt cnt */
mtlte_hif_sdio_read_whisr_enhance() ;
not_to_get_tail_whisr = 0 ;
}
if ((rx_work_resp & WORK_RESP_RX_DATA_ERROR) || (tx_work_resp & WORK_RESP_TX_DATA_ERROR)){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERR] mtlte_hif_sdio_rx WORK_RESP_RX_DATA_ERROR\n")) ;
break ;
}
/* there are still rx packets have to be sent */
#if FORMAL_DL_FLOW_CONTROL
else if ( (hif_sdio_handler.enh_whisr_cache->rx0_num>0 && (!hif_sdio_handler.rx_fl_ctrl_stop[0])) ||
(hif_sdio_handler.enh_whisr_cache->rx1_num>0 && (!hif_sdio_handler.rx_fl_ctrl_stop[1])) ||
(hif_sdio_handler.enh_whisr_cache->rx2_num>0 && (!hif_sdio_handler.rx_fl_ctrl_stop[2])) ||
(hif_sdio_handler.enh_whisr_cache->rx3_num>0 && (!hif_sdio_handler.rx_fl_ctrl_stop[3])) )
#else
else if (hif_sdio_handler.enh_whisr_cache->rx0_num>0 ||
hif_sdio_handler.enh_whisr_cache->rx1_num>0 ||
hif_sdio_handler.enh_whisr_cache->rx2_num>0 ||
hif_sdio_handler.enh_whisr_cache->rx3_num>0 )
#endif
{
KAL_DBGPRINT(KAL, DBG_INFO,("[DOAGAIN] mtlte_hif_sdio_process tailor pkt exists!!\n")) ;
/* Still Rx packets in FW */
do_again = 1 ;
}else if ((rx_work_resp & WORK_RESP_RX_NOT_COMPLETE) || (tx_work_resp & WORK_RESP_TX_NOT_COMPLETE)){
KAL_DBGPRINT(KAL, DBG_INFO,("[RETRY] mtlte_hif_sdio_process NOT_COMPLETE, tx:%x, rx:%x, do_again = 1\n", tx_work_resp,rx_work_resp)) ;
/* Tx or Rx has incomplete packet to handle */
do_again = 1 ;
/* Sleep for a while for resource ready */
if((rx_work_resp == previous_rx_work_resp) || (tx_work_resp == previous_tx_work_resp)){
if(time_of_no_resource > 2){
previous_rx_work_resp = 0;
previous_tx_work_resp = 0;
time_of_no_resource = 0;
if (log_retry_cnt%20000 == 0)
{
KAL_RAWPRINT(("[Busy] Sleep for resource ready, cnt=%d\r\n", log_retry_cnt)) ;
}
log_retry_cnt++;
mtlte_hif_sdio_enable_interrupt();
KAL_SLEEP_USEC(50) ;
}else{
previous_rx_work_resp = rx_work_resp;
previous_tx_work_resp = tx_work_resp;
time_of_no_resource++;
}
}else{
previous_rx_work_resp = 0;
previous_tx_work_resp = 0;
time_of_no_resource = 0;
}
}
#if INTEGRATION_DEBUG
if(eemcs_sdio_throughput_log == 1){
//jiffies_to_timespec(jiffies , <e_time_now_t);
lte_jiffies_now = jiffies;
lte_time_diff_sec = (lte_jiffies_now - lte_jiffies_before) / HZ;
if(lte_time_diff_sec >= 10){
log_sdio_print_now = 1;
}else if(lte_jiffies_now < lte_jiffies_before){
log_sdio_print_now = 1;
lte_time_diff_sec = 0;
}else{
log_sdio_print_now = 0;
}
if( log_sdio_print_now == 1){
KAL_DBGPRINT(KAL, DBG_ERROR,(" ===== SDIO perf log ===== \n")) ;
if(log_sdio_ul_now == 1){
for(log_qno=0; log_qno<TXQ_NUM; log_qno++){
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf] pkt in UL SWQ%d now = %d \n", log_qno, mtlte_df_UL_pkt_in_swq(log_qno))) ;
}
}
if(log_sdio_dl_now == 1){
for(log_qno=0; log_qno<RXQ_NUM; log_qno++){
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf] pkt in DL SWQ%d now = %d \n", log_qno, mtlte_df_DL_pkt_in_swq(log_qno))) ;
}
}
if(log_sdio_ul_history == 1){
log_total_ul = 0;
for(log_qno=0; log_qno<TXQ_NUM; log_qno++){
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf] pkt of ULQ%d in past %d sec = %d, now TxQcnt=%d \n", log_qno, lte_time_diff_sec, sdio_txq_skb_log[log_qno], hif_sdio_handler.tx_pkt_cnt[log_qno])) ;
log_total_ul += sdio_txq_skb_log[log_qno];
}
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf] Total ULQ packet in past %d sec = %d \n", lte_time_diff_sec, log_total_ul)) ;
}
if(log_sdio_dl_history == 1){
log_total_dl = 0;
for(log_qno=0; log_qno<RXQ_NUM; log_qno++){
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf] pkt of DLQ%d in past %d sec = %d \n", log_qno, lte_time_diff_sec, sdio_rxq_skb_log[log_qno])) ;
log_total_dl += sdio_rxq_skb_log[log_qno];
}
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf] Total DLQ packet in past %d sec = %d \n", lte_time_diff_sec, log_total_dl)) ;
}
if(log_sdio_buf_pool == 1){
#if BUFFER_POOL_FOR_EACH_QUE
for(log_qno=0; log_qno<RXQ_NUM; log_qno++){
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf] empty skb in pool of RxQ%d now = %d \n", log_qno, mtlte_df_DL_pkt_in_buff_pool(log_qno))) ;
}
#else
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf] empty skb in pool now = %d \n", mtlte_df_DL_pkt_in_buff_pool())) ;
#endif
}
KAL_DBGPRINT(KAL, DBG_ERROR,(" ===== ===== ===== ===== \n")) ;
//lte_time_before_t = lte_time_now_t;
lte_jiffies_before = lte_jiffies_now;
for(log_qno=0; log_qno<TXQ_NUM; log_qno++){
sdio_txq_skb_log[log_qno] = 0;
}
for(log_qno=0; log_qno<RXQ_NUM; log_qno++){
sdio_rxq_skb_log[log_qno] = 0;
}
}
}
#endif
}
// 3.5 exception handle
if(hif_sdio_handler.expt_reset_allQ)
{
mtlte_hif_expt_reset_allQ();
}
#if USING_WAKE_MD_EINT
// move to thread to avoid race condition
#else
// 4. own back to FW
mtlte_hif_sdio_give_fw_own() ;
END_OF_TXRX_PROCESS :
#endif
// 5. enable the SDIO interrupt
mtlte_hif_sdio_enable_interrupt() ;
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
if (jiffies >= proc_start) {
proc_time = jiffies - proc_start;
if (proc_time > 100) {
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf][Busy] <==== %s, proc_time= %dms\n",KAL_FUNC_NAME, 10*proc_time)) ;
}
}
return KAL_SUCCESS;
}
KAL_INT32 mtlte_hif_enable_interrupt_at_probe(void)
{
// Enable the FW to Host SDIO interrupt
mtlte_hif_sdio_enable_interrupt() ;
mtlte_hif_sdio_unmask_interrupt() ;
return KAL_SUCCESS;
}
static void mtlte_hif_DL_skb_enqueue_work(struct work_struct *work)
{
KAL_INT32 j = 0;
MTLTE_HIF_RX_BUF_USAGE buf_usage_now;
KAL_UINT16 *fw_rx_pkt_num ;
KAL_UINT16 *fw_rx_pkt_len ;
KAL_UINT32 total_len ;
KAL_UINT16 total_pkt_num ;
KAL_INT32 rxbuf_thistime = 0xFF ;
KAL_INT32 rxque_num_thistime = 0xFF ;
KAL_UINT32 rxbuf_start ;
KAL_UINT32 rxbuf_end ;
KAL_UINT32 continue_check;
KAL_UINT32 start_time = 0, cur_time = 0, monitor_time = 0;
//KAL_UINT32 diff_time = 0;
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
rxbuf_start = rxbuf_end = hif_sdio_handler.rx_buf_order_dispatch;
continue_check = 1;
//for(i=0; i<RX_BUF_NUM; i++){
while(continue_check){
rxbuf_thistime = 0xFF ;
rxque_num_thistime = 0xFF ;
KAL_MUTEXLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_start]);
buf_usage_now = hif_sdio_handler.rx_buf_usage[rxbuf_start];
KAL_MUTEXUNLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_start]);
if(buf_usage_now != NOT_BE_USED){
rxque_num_thistime = buf_usage_now;
rxbuf_thistime = rxbuf_start;
//break;
}else{
continue_check = 0;
}
if(0xFF != rxque_num_thistime){
start_time = jiffies;
KAL_MUTEXLOCK(&hif_sdio_handler.all_buf_full);
switch(rxque_num_thistime){
case RXQ_Q0:
{
fw_rx_pkt_num = &(hif_sdio_handler.whisr_for_rxbuf[rxbuf_thistime]->rx0_num) ;
fw_rx_pkt_len = hif_sdio_handler.whisr_for_rxbuf[rxbuf_thistime]->rx0_pkt_len ;
break ;
}
case RXQ_Q1:
{
fw_rx_pkt_num = &(hif_sdio_handler.whisr_for_rxbuf[rxbuf_thistime]->rx1_num) ;
fw_rx_pkt_len = hif_sdio_handler.whisr_for_rxbuf[rxbuf_thistime]->rx1_pkt_len ;
break ;
}
case RXQ_Q2:
{
fw_rx_pkt_num = &(hif_sdio_handler.whisr_for_rxbuf[rxbuf_thistime]->rx2_num) ;
fw_rx_pkt_len = hif_sdio_handler.whisr_for_rxbuf[rxbuf_thistime]->rx2_pkt_len ;
break;
}
case RXQ_Q3:
{
fw_rx_pkt_num = &(hif_sdio_handler.whisr_for_rxbuf[rxbuf_thistime]->rx3_num) ;
fw_rx_pkt_len = hif_sdio_handler.whisr_for_rxbuf[rxbuf_thistime]->rx3_pkt_len ;
break;
}
default :
{
KAL_ASSERT(0) ;
break;
}
}
#if ALLOCATE_SKB_IN_QWORK
#if BUFFER_POOL_FOR_EACH_QUE
if (mtlte_df_DL_pkt_in_buff_pool(rxque_num_thistime) < rx_queue_info[rxque_num_thistime].max_rx_pktcnt){
mtlte_df_DL_try_reload_swq() ; // try to reload it
}
#else
if (mtlte_df_DL_pkt_in_buff_pool() < rx_queue_info[rxque_num_thistime].max_rx_pktcnt){
mtlte_df_DL_try_reload_swq() ; // try to reload it
}
#endif
#endif
#if BUFFER_POOL_FOR_EACH_QUE
monitor_time = jiffies;
while (mtlte_df_DL_pkt_in_buff_pool(rxque_num_thistime) < rx_queue_info[rxque_num_thistime].max_rx_pktcnt){
mtlte_df_DL_prepare_skb_for_swq_short(rx_queue_info[rxque_num_thistime].max_rx_pktcnt, rxque_num_thistime);
if (mtlte_df_DL_pkt_in_buff_pool(rxque_num_thistime) < rx_queue_info[rxque_num_thistime].max_rx_pktcnt){
KAL_SLEEP_USEC(1000);
}
}
#else
monitor_time = jiffies;
while (mtlte_df_DL_pkt_in_buff_pool() < rx_queue_info[rxque_num_thistime].max_rx_pktcnt){
mtlte_df_DL_prepare_skb_for_swq_short(rx_queue_info[rxque_num_thistime].max_rx_pktcnt);
if (mtlte_df_DL_pkt_in_buff_pool() < rx_queue_info[rxque_num_thistime].max_rx_pktcnt){
KAL_SLEEP_USEC(1000);
}
}
#endif
cur_time = jiffies;
if (cur_time >= monitor_time) {
rxq_workq_get_skb_time = cur_time - monitor_time;
if (rxq_workq_get_skb_time> 50) { //>500ms
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf][WARN] DLQ%d workq_immediate_reload_skb_time= %dms,rxbuf_thistime=%d \n",
rxque_num_thistime, 10*rxq_workq_get_skb_time, rxbuf_thistime));
}
}
total_len = 0 ;
total_pkt_num = *(fw_rx_pkt_num);
for (j=0 ; j<total_pkt_num ; j++){
#if !defined(FORMAL_RELEASE)
KAL_ASSERT(mtlte_df_DL_enswq_buf(rxque_num_thistime, (hif_sdio_handler.rx_data_buf[rxbuf_thistime] + total_len), fw_rx_pkt_len[j]) == KAL_SUCCESS) ;
#else
mtlte_df_DL_enswq_buf(rxque_num_thistime, (hif_sdio_handler.rx_data_buf[rxbuf_thistime] + total_len), fw_rx_pkt_len[j]) ;
#endif
total_len +=KAL_ALIGN_TO_DWORD(fw_rx_pkt_len[j])+MT_LTE_RX_LEGACY_SDU_TAIL ;
#if !DISPATCH_AFTER_ALL_SKB_DONE
mtlte_df_DL_rx_callback(rxque_num_thistime);
#endif
}
#if USE_QUE_WORK_DISPATCH_RX
#if USE_MULTI_QUE_DISPATCH
mtlte_df_DL_try_dispatch_rxque(rxque_num_thistime);
#else
mtlte_df_DL_try_dispatch_rx();
#endif
#endif
// restore the usage mark
KAL_MUTEXLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_thistime]);
hif_sdio_handler.rx_buf_usage[rxbuf_thistime] = NOT_BE_USED;
KAL_MUTEXUNLOCK(&hif_sdio_handler.rx_buf_lock[rxbuf_thistime]);
KAL_MUTEXUNLOCK(&hif_sdio_handler.all_buf_full);
#if USE_EVENT_TO_WAKE_BUFFER
KAL_MUTEXLOCK(&hif_sdio_handler.wake_evt_lock[rxbuf_thistime]);
hif_sdio_handler.wake_evt_buff[rxbuf_thistime]= 1;
KAL_MUTEXUNLOCK(&hif_sdio_handler.wake_evt_lock[rxbuf_thistime]);
wake_up_all(&(lte_dev_p->sdio_thread_wq));
#endif
#if DISPATCH_AFTER_ALL_SKB_DONE
monitor_time = jiffies;
for (j=0 ; j<total_pkt_num ; j++){
mtlte_df_DL_rx_callback(rxque_num_thistime);
}
cur_time = jiffies;
if (cur_time >= monitor_time) {
rxq_workq_callback_user_time = cur_time - monitor_time;
if (rxq_workq_callback_user_time > 50) { //>500ms
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf][WARN] DLQ%d workq_callback_to_user_time=%dms, total_pkt_num=%d ,rxbuf_thistime=%d\n",
rxque_num_thistime, 10*rxq_workq_callback_user_time, total_pkt_num, rxbuf_thistime));
}
}
#endif
rxbuf_start++;
if(rxbuf_start >= RX_BUF_NUM){
rxbuf_start = 0;
}
hif_sdio_handler.rx_buf_order_dispatch = rxbuf_start;
cur_time = jiffies;
if (cur_time >= start_time) {
rxq_workq_buf_exe_time = cur_time - start_time;
if (rxq_workq_buf_exe_time > 50) { //>500ms
KAL_DBGPRINT(KAL, DBG_ERROR,("[SDIO perf][WARN] DLQ%d rxq_workq_total_time = %dms, total_pkt_num=%d, rxbuf_thistime=%d \n",
rxque_num_thistime, 10*rxq_workq_buf_exe_time, total_pkt_num, rxbuf_thistime));
}
}
}
}
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
return ;
}
// temp for DL flow control
int mtlte_manual_turnoff_DL_port(MTLTE_DF_RX_QUEUE_TYPE qno)
{
KAL_UINT32 i = qno;
//KAL_UINT32 value;
if(mtlte_df_DL_check_fl_ctrl_enable(qno))
{
KAL_DBGPRINT(KAL, DBG_ERROR,("[%s] WARN : DL port %d is using formal flow control !!! ",KAL_FUNC_NAME, qno)) ;
KAL_DBGPRINT(KAL, DBG_ERROR,("[%s] WARN : Do not use temp API again !!! ",KAL_FUNC_NAME)) ;
return KAL_FAIL;
}
if(0 == hif_sdio_handler.rx_manual_stop[i])
{
// Not to access MD SDIO due to sleep mode is on
//if (sdio_func1_rd(SDIO_IP_WHIER, &value, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
//value &= ~(0x1 << (i+1));
//if (sdio_func1_wr(SDIO_IP_WHIER, &value, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
hif_sdio_handler.rx_manual_stop[i] = 1;
KAL_DBGPRINT(KAL, DBG_ERROR,("[%s] INFO : DL port %d is turn off !!! ",KAL_FUNC_NAME, qno)) ;
return KAL_SUCCESS;
}
else
{
KAL_DBGPRINT(KAL, DBG_ERROR,("[%s] WARN : DL port %d is already turn off !!! ",KAL_FUNC_NAME, qno)) ;
return KAL_FAIL;
}
}
int mtlte_manual_turnon_DL_port(MTLTE_DF_RX_QUEUE_TYPE qno)
{
KAL_UINT32 i = qno;
//KAL_UINT32 value;
if(mtlte_df_DL_check_fl_ctrl_enable(qno))
{
KAL_DBGPRINT(KAL, DBG_ERROR,("[%s] WARN : DL port %d is using formal flow control !!! ",KAL_FUNC_NAME, qno)) ;
KAL_DBGPRINT(KAL, DBG_ERROR,("[%s] WARN : Do not use temp API again !!! ",KAL_FUNC_NAME)) ;
return KAL_FAIL;
}
if(1 == hif_sdio_handler.rx_manual_stop[i])
{
// Not to access MD SDIO due to sleep mode is on
//if (sdio_func1_rd(SDIO_IP_WHIER, &value, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
//value |= (0x1 << (i+1));
//if (sdio_func1_wr(SDIO_IP_WHIER, &value, 4) != KAL_SUCCESS){ return KAL_FAIL ; }
hif_sdio_handler.rx_manual_stop[i] = 0;
KAL_DBGPRINT(KAL, DBG_ERROR,("[%s] INFO : DL port %d is turn on !!! ",KAL_FUNC_NAME, qno)) ;
return KAL_SUCCESS;
}
else
{
KAL_DBGPRINT(KAL, DBG_ERROR,("[%s] WARN : DL port %d is already turn on !!! ",KAL_FUNC_NAME, qno)) ;
return KAL_FAIL;
}
}
extern void lte_sdio_enable_wd_eirq(void);
extern void lte_sdio_disable_wd_eirq(void);
extern void lte_sdio_request_wd_eirq(void *irq_handler, void *data);
extern void lte_sdio_disable_eirq(void);
int hif_irq_data = 0;
int mtlte_hif_WDT_handle(int hif_handle_data)
{
LTE_WD_timeout_indicator = 1;
lte_sdio_disable_wd_eirq();
lte_sdio_disable_eirq();
mtlte_hif_sdio_txrx_proc_enable(0);
return mtlte_df_WDT_handle(0);
}
void mtlte_enable_WDT_flow(void)
{
lte_sdio_enable_wd_eirq();
}
KAL_INT32 mtlte_hif_sdio_probe()
{
KAL_INT32 i = 0 ;
KAL_INT32 ret = KAL_SUCCESS;
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
for (i=0 ; i<TXQ_NUM; i++){
hif_sdio_handler.tx_pkt_cnt[i] = 0 ;
}
hif_sdio_handler.enh_whisr_cache->rx0_num = 0 ;
hif_sdio_handler.enh_whisr_cache->rx1_num = 0 ;
hif_sdio_handler.enh_whisr_cache->rx2_num = 0 ;
hif_sdio_handler.enh_whisr_cache->rx3_num = 0 ;
/* After power reset or device reset, the default fw_own is 1 */
hif_sdio_handler.fw_own = 1 ;
mtlte_hif_sdio_enable_fw_own_back(0);
/* setting rx multi buf related register */
for (i=0 ; i<RX_BUF_NUM; i++){
hif_sdio_handler.rx_buf_usage[i] = NOT_BE_USED;
}
/* register the call back frm df to hif*/
mtlte_df_register_df_to_hif_callback(mtlte_hif_sdio_tx_kick_process, 0) ;
/* Setting Host Side HW register's */
if ((ret = mtlte_hif_sdio_hw_setting()) != KAL_SUCCESS){
KAL_DBGPRINT(KAL, DBG_ERROR,("[PROBE] XXXXXX mt_lte_sdio_probe -mtlte_hif_sdio_hw_setting fail \n"));
}
#if TEST_DRV
attest_setting_param.testing_ulq_count = 0;
attest_setting_param.testing_dlq_int = 0;
attest_setting_param.testing_dlq_pkt_fifo = 0;
attest_setting_param.testing_fifo_max = 0;
attest_setting_param.testing_error_case = 0;
#endif
#if THREAD_FOR_MEMCPY_SKB
hif_sdio_handler.rx_buf_order_recv = 0;
hif_sdio_handler.rx_buf_order_dispatch = 0;
#endif
//register wd timeout int but not enable it.
lte_sdio_disable_wd_eirq();
lte_sdio_request_wd_eirq(mtlte_hif_WDT_handle, (void *)hif_irq_data);
lte_sdio_disable_wd_eirq();
#if INTEGRATION_DEBUG
//jiffies_to_timespec(jiffies , <e_time_before_t);
lte_jiffies_before = jiffies;
for (i=0 ; i<TXQ_NUM; i++){
sdio_txq_skb_log[i] = 0;
}
for (i=0 ; i<RXQ_NUM; i++){
sdio_rxq_skb_log[i] = 0;
}
#endif
hif_sdio_handler.expt_reset_allQ = 0 ;
for (i=0 ; i<TXQ_NUM; i++){
hif_sdio_handler.tx_expt_stop[i] = 0 ;
}
for (i=0 ; i<RXQ_NUM; i++){
hif_sdio_handler.rx_expt_stop[i] = 0 ;
}
#if FORMAL_DL_FLOW_CONTROL
for (i=0 ; i<RXQ_NUM; i++){
hif_sdio_handler.rx_fl_ctrl_stop[i] = 0 ;
hif_sdio_handler.rx_fl_ctrl_stop_count[i] = 0 ;
}
#endif
#if USE_EVENT_TO_WAKE_BUFFER
for (i=0 ; i<RX_BUF_NUM; i++){
hif_sdio_handler.wake_evt_buff[i] = 0;
}
#endif
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
return ret ;
}
KAL_INT32 mtlte_hif_sdio_remove_phase1()
{
KAL_INT32 ret = KAL_SUCCESS;
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
lte_sdio_disable_wd_eirq();
mtlte_hif_sdio_clear_fw_own();
mtlte_hif_sdio_enable_fw_own_back(0);
#if THREAD_FOR_MEMCPY_SKB
flush_workqueue(hif_sdio_handler.rx_memcpy_work_queue);
#endif
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
return ret ;
}
KAL_INT32 mtlte_hif_sdio_remove_phase2()
{
KAL_INT32 i = 0 ;
KAL_INT32 ret = KAL_SUCCESS;
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
#if THREAD_FOR_MEMCPY_SKB
for (i=0 ; i<RX_BUF_NUM; i++){
hif_sdio_handler.rx_buf_usage[i] = NOT_BE_USED;
}
hif_sdio_handler.rx_buf_order_recv = 0;
hif_sdio_handler.rx_buf_order_dispatch = 0;
#endif
for (i=0 ; i<TXQ_NUM; i++){
hif_sdio_handler.tx_pkt_cnt[i] = 0 ;
}
hif_sdio_handler.enh_whisr_cache->rx0_num = 0 ;
hif_sdio_handler.enh_whisr_cache->rx1_num = 0 ;
hif_sdio_handler.enh_whisr_cache->rx2_num = 0 ;
hif_sdio_handler.enh_whisr_cache->rx3_num = 0 ;
KAL_DESTROYMUTEX(&hif_sdio_handler.pwsv_lock) ;
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
return ret ;
}
KAL_INT32 mtlte_hif_sdio_init()
{
KAL_INT32 ret = KAL_SUCCESS;
KAL_INT32 i = 0 ;
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
#ifndef CONFIG_MT_ENG_BUILD
mtlte_hal_register_MSDC_ERR_callback(mtlte_hif_WDT_handle);
#endif
if ((ret = KAL_ALLOCATE_PHYSICAL_DMA_MEM_NEW(hif_sdio_handler.data_buf, MT_LTE_SDIO_DATA_BUFF_LEN))){
goto BUF_MEM_FAIL ;
}
KAL_ZERO_MEM(hif_sdio_handler.data_buf, MT_LTE_SDIO_DATA_BUFF_LEN) ;
if ((ret = KAL_ALLOCATE_PHYSICAL_DMA_MEM(hif_sdio_handler.sdio_wasr_cache, sizeof(sdio_wasr)))){
goto WASR_MEM_FAIL ;
}
KAL_ZERO_MEM(hif_sdio_handler.sdio_wasr_cache, sizeof(sdio_wasr)) ;
if ((ret = KAL_ALLOCATE_PHYSICAL_DMA_MEM(hif_sdio_handler.enh_whisr_cache, sizeof(sdio_whisr_enhance)))){
goto WHISR_MEM_FAIL ;
}
KAL_ZERO_MEM(hif_sdio_handler.enh_whisr_cache, sizeof(sdio_whisr_enhance)) ;
for(i=0; i<RX_BUF_NUM; i++){
if ((ret = KAL_ALLOCATE_PHYSICAL_DMA_MEM(hif_sdio_handler.rx_data_buf[i], MT_LTE_SDIO_DATA_BUFF_LEN))){
goto RX_DATA_BUF_MEM_FAIL ;
}
KAL_ZERO_MEM(hif_sdio_handler.rx_data_buf[i], MT_LTE_SDIO_DATA_BUFF_LEN) ;
}
for(i=0; i<RX_BUF_NUM; i++){
if ((ret = KAL_ALLOCATE_PHYSICAL_DMA_MEM(hif_sdio_handler.whisr_for_rxbuf[i], sizeof(sdio_whisr_enhance)))){
goto WHISR_RXBUF_MEM_FAIL ;
}
KAL_ZERO_MEM(hif_sdio_handler.whisr_for_rxbuf[i], sizeof(sdio_whisr_enhance)) ;
}
hif_sdio_handler.txrx_enable = 0 ;
hif_sdio_handler.expt_reset_allQ = 0 ;
for (i=0 ; i<TXQ_NUM; i++){
hif_sdio_handler.tx_expt_stop[i] = 0 ;
}
for (i=0 ; i<RXQ_NUM; i++){
hif_sdio_handler.rx_expt_stop[i] = 0 ;
}
// temp for dl flow control
for (i=0 ; i<RXQ_NUM; i++){
hif_sdio_handler.rx_manual_stop[i] = 0 ;
}
/* Change mutex init from probe to init to avoid race condition after remove */
KAL_AQUIREMUTEX(&hif_sdio_handler.pwsv_lock) ;
#if THREAD_FOR_MEMCPY_SKB
for (i=0 ; i<RX_BUF_NUM; i++){
KAL_AQUIREMUTEX(&hif_sdio_handler.rx_buf_lock[i]) ;
}
KAL_AQUIREMUTEX(&hif_sdio_handler.all_buf_full) ;
#endif
#if USE_EVENT_TO_WAKE_BUFFER
for (i=0 ; i<RX_BUF_NUM; i++){
KAL_AQUIREMUTEX(&hif_sdio_handler.wake_evt_lock[i]) ;
}
#endif
#if THREAD_FOR_MEMCPY_SKB
#if defined (TCP_OUT_OF_ORDER_SOLUTION)
if (num_possible_cpus() > 2)
lte_online_cpu = 2; //skb_enqueue_work default bound on CPU2
else if (num_possible_cpus() == 2)
lte_online_cpu = 1; //skb_enqueue_work default bound on CPU1
else if (num_possible_cpus() == 1)
lte_online_cpu = 0; //skb_enqueue_work default bound on CPU0
else
lte_online_cpu = 0; //skb_enqueue_work default bound on CPU0
KAL_DBGPRINT(KAL, DBG_ERROR, ("num_possible_cpus=%d, lte_cpu=%d\n", \
num_possible_cpus(), lte_online_cpu)) ;
hif_sdio_handler.rx_memcpy_work_queue = alloc_workqueue("lte_sdio_memcpy_work", \
WQ_MEM_RECLAIM | WQ_NON_REENTRANT, 1);
#else
hif_sdio_handler.rx_memcpy_work_queue = create_singlethread_workqueue("lte_sdio_memcpy_work");
#endif
if (!hif_sdio_handler.rx_memcpy_work_queue) {
KAL_DBGPRINT(KAL, DBG_ERROR, ("[ERR] create mtlte_sdio_memcpy_work fail!!\n")) ;
return -ENOMEM;
} else {
KAL_DBGPRINT(KAL, DBG_ERROR, ("create mtlte_sdio_memcpy_work ok\n")) ;
}
INIT_WORK(&hif_sdio_handler.rx_memcpy_work, mtlte_hif_DL_skb_enqueue_work);
#endif
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
return KAL_SUCCESS ;
WHISR_RXBUF_MEM_FAIL:
for(i=0; i<RX_BUF_NUM; i++){
KAL_FREE_PHYSICAL_MEM(hif_sdio_handler.rx_data_buf[i]) ;
}
RX_DATA_BUF_MEM_FAIL:
KAL_FREE_PHYSICAL_MEM(hif_sdio_handler.enh_whisr_cache) ;
WHISR_MEM_FAIL:
KAL_FREE_PHYSICAL_MEM(hif_sdio_handler.sdio_wasr_cache) ;
WASR_MEM_FAIL:
KAL_FREE_PHYSICAL_MEM(hif_sdio_handler.data_buf) ;
BUF_MEM_FAIL:
return ret ;
}
KAL_INT32 mtlte_hif_sdio_deinit()
{
KAL_INT32 ret = KAL_SUCCESS;
KAL_INT32 i = 0;
KAL_DBGPRINT(KAL, DBG_INFO,("====> %s\n",KAL_FUNC_NAME)) ;
#if THREAD_FOR_MEMCPY_SKB
destroy_workqueue(hif_sdio_handler.rx_memcpy_work_queue);
for (i=0 ; i<RX_BUF_NUM; i++){
KAL_DESTROYMUTEX(&hif_sdio_handler.rx_buf_lock[i]) ;
}
KAL_DESTROYMUTEX(&hif_sdio_handler.all_buf_full) ;
#endif
#if USE_EVENT_TO_WAKE_BUFFER
for (i=0 ; i<RX_BUF_NUM; i++){
KAL_DESTROYMUTEX(&hif_sdio_handler.wake_evt_lock[i]) ;
}
#endif
KAL_DESTROYMUTEX(&hif_sdio_handler.pwsv_lock) ;
KAL_FREE_PHYSICAL_MEM(hif_sdio_handler.data_buf) ;
KAL_FREE_PHYSICAL_MEM(hif_sdio_handler.sdio_wasr_cache) ;
KAL_FREE_PHYSICAL_MEM(hif_sdio_handler.enh_whisr_cache) ;
for(i=0; i<RX_BUF_NUM; i++){
KAL_FREE_PHYSICAL_MEM(hif_sdio_handler.rx_data_buf[i]) ;
}
for(i=0; i<RX_BUF_NUM; i++){
KAL_FREE_PHYSICAL_MEM(hif_sdio_handler.whisr_for_rxbuf[i]) ;
}
KAL_DBGPRINT(KAL, DBG_INFO,("<==== %s\n",KAL_FUNC_NAME)) ;
return ret ;
}
KAL_INT32 mtlte_hif_sdio_give_fw_own_in_main(void)
{
return mtlte_hif_sdio_give_fw_own();
}
KAL_INT32 mtlte_hif_sdio_get_driver_own_in_main(void)
{
return mtlte_hif_sdio_get_driver_own();
}
KAL_INT32 mtlte_hif_force_md_assert_by_swint(void)
{
KAL_INT32 ret = KAL_SUCCESS;
KAL_UINT32 value = H2D_INT_CCCI_force_MD_assert;
if ((ret = mtlte_hif_sdio_get_driver_own()) != KAL_SUCCESS){
KAL_DBGPRINT(KAL, DBG_ERROR,("[ERROR] %s : mtlte_hif_sdio_get_driver_own fail !!!\r\n",KAL_FUNC_NAME)) ;
return ret ;
}
ret = sdio_func1_wr(SDIO_IP_WSICR, &value, 4);
if (ret != KAL_SUCCESS) {
KAL_DBGPRINT(KAL, DBG_ERROR,("[EEMCS/HIF]force md assert swint fail\n")) ;
} else {
KAL_DBGPRINT(KAL, DBG_ERROR,("[EEMCS/HIF]force md assert swint OK\n")) ;
}
return ret ;
}
/*************************************************************
*
* FOR AUTO TEST
*
*************************************************************/
#if TEST_DRV
#define HIF_MAX_ULQ_NUM 7
#define HIF_MAX_DLQ_NUM 4
KAL_INT32 at_mtlte_hif_sdio_give_fw_own(void)
{
return mtlte_hif_sdio_give_fw_own();
}
KAL_INT32 at_mtlte_hif_sdio_get_driver_own(void)
{
return mtlte_hif_sdio_get_driver_own();
}
KAL_INT32 at_mtlte_hif_set_test_param(athif_test_param_t set_param, athif_test_set_item_e set_item)
{
KAL_INT32 i;
switch (set_item){
case set_testing_ulq_count:
attest_setting_param.testing_ulq_count = set_param.testing_ulq_count;
break;
case set_testing_dlq_int:
attest_setting_param.testing_dlq_int= set_param.testing_dlq_int;
break;
case set_testing_dlq_pkt_fifo:
attest_setting_param.testing_dlq_pkt_fifo= set_param.testing_dlq_pkt_fifo;
break;
case set_testing_fifo_max:
attest_setting_param.testing_fifo_max= set_param.testing_fifo_max;
break;
case set_received_ulq_count:
for(i=0; i<8; i++){
attest_setting_param.received_ulq_count[i] = set_param.received_ulq_count[i];
}
break;
case set_int_indicator:
attest_setting_param.int_indicator = set_param.int_indicator;
break;
case set_fifo_max:
for(i=0; i<HIF_MAX_DLQ_NUM; i++){
attest_setting_param.fifo_max[i] = set_param.fifo_max[i];
}
break;
case set_test_result:
attest_setting_param.test_result= set_param.test_result;
break;
case set_abnormal_status:
attest_setting_param.abnormal_status = set_param.abnormal_status;
break;
case set_all:
attest_setting_param = set_param;
break;
default :
break;
}
return 0;
}
athif_test_param_t at_mtlte_hif_get_test_param(void)
{
return attest_setting_param;
}
KAL_INT32 at_mtlte_hif_sdio_clear_tx_count(void)
{
KAL_INT32 i;
for (i=0 ; i<TXQ_NUM; i++){
hif_sdio_handler.tx_pkt_cnt[i] = 0 ;
}
return 0;
}
KAL_INT32 at_mtlte_hif_sdio_get_tx_count(KAL_UINT32 *tx_count)
{
KAL_INT32 i;
for(i=0; i<TXQ_NUM; i++){
*(tx_count+i) = hif_sdio_handler.tx_pkt_cnt[i];
}
return 0;
}
KAL_INT32 at_mtlte_hif_sdio_reset_abnormal_enable(KAL_INT32 abnormal_limit)
{
abnormal_int_count = 0;
ABNORMAL_INT_LIMIT = abnormal_limit;
stop_when_abnormal = 1;
return 0;
}
KAL_INT32 at_mtlte_hif_sdio_reset_abnormal_disable(void)
{
stop_when_abnormal = 0;
return 0;
}
void at_transform_whisr_rx_tail( sdio_whisr_enhance *tail_ptr)
{
transform_whisr_rx_tail( tail_ptr );
}
#endif
|