1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
|
/*****************************************************************************
*
* Filename:
* ---------
* ccci_ch.h
*
* Project:
* --------
* YuSu
*
* Description:
* ------------
* MT6516 CCCI channel definitions
*
* Author:
* -------
* CC Hwang (mtk00702)
*
****************************************************************************/
#ifndef __CCCI_CH_H__
#define __CCCI_CH_H__
typedef enum _ccci_ch{
CCCI_CONTROL_RX = 0,
CCCI_CONTROL_TX = 1,
CCCI_SYSTEM_RX = 2,
CCCI_SYSTEM_TX = 3,
CCCI_PCM_RX = 4,
CCCI_PCM_TX = 5,
CCCI_UART1_RX = 6,
CCCI_UART1_RX_ACK = 7,
CCCI_UART1_TX = 8,
CCCI_UART1_TX_ACK = 9,
CCCI_UART2_RX = 10,
CCCI_UART2_RX_ACK = 11,
CCCI_UART2_TX = 12,
CCCI_UART2_TX_ACK = 13,
CCCI_FS_RX = 14,
CCCI_FS_TX = 15,
CCCI_PMIC_RX = 16,
CCCI_PMIC_TX = 17,
CCCI_UEM_RX = 18,
CCCI_UEM_TX = 19,
CCCI_CCMNI1_RX = 20,
CCCI_CCMNI1_RX_ACK = 21,
CCCI_CCMNI1_TX = 22,
CCCI_CCMNI1_TX_ACK = 23,
CCCI_CCMNI2_RX = 24,
CCCI_CCMNI2_RX_ACK = 25,
CCCI_CCMNI2_TX = 26,
CCCI_CCMNI2_TX_ACK = 27,
CCCI_CCMNI3_RX = 28,
CCCI_CCMNI3_RX_ACK = 29,
CCCI_CCMNI3_TX = 30,
CCCI_CCMNI3_TX_ACK = 31,
CCCI_RPC_RX = 32,
CCCI_RPC_TX = 33,
CCCI_IPC_RX = 34,
CCCI_IPC_RX_ACK = 35,
CCCI_IPC_TX = 36,
CCCI_IPC_TX_ACK = 37,
CCCI_IPC_UART_RX = 38,
CCCI_IPC_UART_RX_ACK = 39,
CCCI_IPC_UART_TX = 40,
CCCI_IPC_UART_TX_ACK = 41,
CCCI_MD_LOG_RX = 42,
CCCI_MD_LOG_TX = 43,
#ifdef CONFIG_MTK_ICUSB_SUPPORT
CCCI_ICUSB_RX = 44,
CCCI_ICUSB_RX_ACK = 45,
CCCI_ICUSB_TX = 46,
CCCI_ICUSB_TX_ACK = 47,
#endif
// MAX Channel
CCCI_MAX_CH_NUM,
// Force modem assert channel id
CCCI_FORCE_ASSERT_CH = 20090215,
// Monitor channel
CCCI_MONITOR_CH = 0xf0000000,
// CCCI_INVALID_CH_ID
CCCI_INVALID_CH_ID = 0xffffffff,
}ccci_ch_t;
#endif //__CCCI_CH_H__
|
