1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
|
#include <linux/delay.h>
#include <mach/sync_write.h>
#include <mach/mt_boot_common.h>
#include <mach/mt_clkmgr.h>
extern BOOTMODE g_boot_mode;
#define sync_write32(v, a) mt_reg_sync_writel(v, a)
#define sync_write16(v, a) mt_reg_sync_writew(v, a)
#define sync_write8(v, a) mt_reg_sync_writeb(v, a)
#define MD_TOPSM_BASE (0x20030000)
#define MD_TOPSM_RM_TMR_PWR0(base) ((base)+0x0018)
#define MD_TOPSM_RM_PWR_CON0(base) ((base)+0x0800)
#define MD_TOPSM_RM_PWR_CON1(base) ((base)+0x0804)
#define MD_TOPSM_RM_PWR_CON2(base) ((base)+0x0808)
#define MD_TOPSM_RM_PWR_CON3(base) ((base)+0x080C)
#define MD_TOPSM_RM_PLL_MASK0(base) ((base)+0x0830)
#define MD_TOPSM_RM_PLL_MASK1(base) ((base)+0x0834)
#define MD_TOPSM_SM_REQ_MASK(base) ((base)+0x08B0)
#define MODEM_LITE_TOPSM_BASE (0x23010000)
#define MODEM_LITE_TOPSM_RM_TMR_PWR0(base) ((base)+0x0018)
#define MODEM_LITE_TOPSM_RM_TMR_PWR1(base) ((base)+0x001C)
#define MODEM_LITE_TOPSM_RM_PWR_CON0(base) ((base)+0x0800)
#define MODEM_LITE_TOPSM_RM_PLL_MASK0(base) ((base)+0x0830)
#define MODEM_LITE_TOPSM_RM_PLL_MASK1(base) ((base)+0x0834)
#define MODEM_LITE_TOPSM_SM_REQ_MASK(base) ((base)+0x08B0)
#define MODEM_TOPSM_BASE (0x27010000)
#define MODEM_TOPSM_RM_TMR_PWR0(base) ((base)+0x0018)
#define MODEM_TOPSM_RM_TMR_PWR1(base) ((base)+0x001C)
#define MODEM_TOPSM_RM_PWR_CON1(base) ((base)+0x0804)
#define MODEM_TOPSM_RM_PWR_CON2(base) ((base)+0x0808)
#define MODEM_TOPSM_RM_PWR_CON3(base) ((base)+0x080C)
#define MODEM_TOPSM_RM_PWR_CON4(base) ((base)+0x0810)
#define MODEM_TOPSM_RM_PLL_MASK0(base) ((base)+0x0830)
#define MODEM_TOPSM_RM_PLL_MASK1(base) ((base)+0x0834)
#define MODEM_TOPSM_SM_REQ_MASK(base) ((base)+0x08B0)
#define TDD_BASE (0x24000000)
#define TDD_HALT_CFG_ADDR(base) ((base)+0x00000000)
#define TDD_HALT_STATUS_ADDR(base) ((base)+0x00000002)
#define LTEL1_BASE (0x26600000)
#define MD_PLL_MIXEDSYS_BASE (0x20120000)
#define PLL_PLL_CON2_1(base) ((base) +0x0024)
#define PLL_PLL_CON4(base) ((base) +0x0050)
#define PLL_CLKSW_CKSEL4(base) ((base) +0x0094)
#define PLL_CLKSW_CKSEL6(base) ((base) +0x009C)
#define PLL_DFS_CON7(base) ((base) +0x00AC)
#define PLL_MDPLL_CON0(base) ((base) +0x0100)
#define PLL_ARM7PLL_CON0(base) ((base) +0x0150)
#define PLL_ARM7PLL_CON1(base) ((base) +0x0154)
#if !defined(CONFIG_MTK_ECCCI_DRIVER) || defined(MTK_KERNEL_POWER_OFF_CHARGING)
static void internal_md_power_down(void){
int ret = 0;
unsigned short status, i;
void __iomem *md_topsm_base, *modem_lite_topsm_base, *modem_topsm_base,
*tdd_base, *ltelt1_base, *ltelt1_base_1, *ltelt1_base_2, *md_pll_mixedsys_base;
printk("[ccci-off]shutdown MDSYS1 !!!\n");
ret = md_power_on(SYS_MD1);
printk("[ccci-off]0.power on MD_INFRA/MODEM_TOP ret=%d\n", ret);
if(ret)
return;
md_topsm_base = ioremap_nocache(MD_TOPSM_BASE, 0x8C0);
modem_lite_topsm_base = ioremap_nocache(MODEM_LITE_TOPSM_BASE, 0x08C0);
modem_topsm_base = ioremap_nocache(MODEM_TOPSM_BASE, 0x8C0);
tdd_base = ioremap_nocache(TDD_BASE, 0x010);
ltelt1_base = ioremap_nocache(LTEL1_BASE, 0x60000);
ltelt1_base_1 = ioremap_nocache(0x2012045C, 0x4);
ltelt1_base_2 = ioremap_nocache(0x200308B0, 0x4);
md_pll_mixedsys_base = ioremap_nocache(MD_PLL_MIXEDSYS_BASE, 0x160);
printk("[ccci-off]1.power on MD2G/HSPA\n");
// power on MD2G
sync_write32(ioread32(MODEM_LITE_TOPSM_RM_PWR_CON0(modem_lite_topsm_base))|0x44,
MODEM_LITE_TOPSM_RM_PWR_CON0(modem_lite_topsm_base));
// power on MD2G SRAM
#if 0
sync_write32(ioread32(MODEM_LITE_TOPSM_RM_PWR_CON0(modem_lite_topsm_base))|0x88,
MODEM_LITE_TOPSM_RM_PWR_CON0(modem_lite_topsm_base));
#endif
// power on HSPA
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON1(modem_topsm_base))|0x44,
MODEM_TOPSM_RM_PWR_CON1(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON2(modem_topsm_base))|0x44,
MODEM_TOPSM_RM_PWR_CON2(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON3(modem_topsm_base))|0x44,
MODEM_TOPSM_RM_PWR_CON3(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON4(modem_topsm_base))|0x44,
MODEM_TOPSM_RM_PWR_CON4(modem_topsm_base));
// power on HSPA SRAM
#if 0
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON1(modem_topsm_base))|0x88,
MODEM_TOPSM_RM_PWR_CON1(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON2(modem_topsm_base))|0x88,
MODEM_TOPSM_RM_PWR_CON2(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON3(modem_topsm_base))|0x88,
MODEM_TOPSM_RM_PWR_CON3(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON4(modem_topsm_base))|0x88,
MODEM_TOPSM_RM_PWR_CON4(modem_topsm_base));
#endif
printk("[ccci-off]2.power off MD2G/HSPA\n");
// power off MD2G
sync_write32(0xFFFFFFFF, MD_TOPSM_SM_REQ_MASK(md_topsm_base));
sync_write32(0, MODEM_LITE_TOPSM_RM_TMR_PWR0(modem_lite_topsm_base));
sync_write32(0, MODEM_LITE_TOPSM_RM_TMR_PWR1(modem_lite_topsm_base));
sync_write32(ioread32(MODEM_LITE_TOPSM_RM_PWR_CON0(modem_lite_topsm_base)) & ~(0x1<<2) & ~(0x1<<6),
MODEM_LITE_TOPSM_RM_PWR_CON0(modem_lite_topsm_base));
// power off HSPA
sync_write32(0xFFFFFFFF, MD_TOPSM_SM_REQ_MASK(md_topsm_base));
sync_write32(0, MODEM_TOPSM_RM_TMR_PWR0(modem_topsm_base));
sync_write32(0, MODEM_TOPSM_RM_TMR_PWR1(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON1(modem_topsm_base)) & ~(0x1<<2) & ~(0x1<<6),
MODEM_TOPSM_RM_PWR_CON1(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON2(modem_topsm_base)) & ~(0x1<<2) & ~(0x1<<6),
MODEM_TOPSM_RM_PWR_CON2(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON3(modem_topsm_base)) & ~(0x1<<2) & ~(0x1<<6),
MODEM_TOPSM_RM_PWR_CON3(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PWR_CON4(modem_topsm_base)) & ~(0x1<<2) & ~(0x1<<6),
MODEM_TOPSM_RM_PWR_CON4(modem_topsm_base));
printk("[ccci-off]3.power off TDD\n");
sync_write16(0x1, TDD_HALT_CFG_ADDR(tdd_base));
status = ioread16(TDD_HALT_STATUS_ADDR(tdd_base));
while ((status & 0x1) == 0) {
if (status & 0x1) { //halted
/*TINFO=''TDD is in *HALT* STATE*/
} else if (status & 0x2) { //normal
/*TINFO=''TDD is in *NORMAL* STATE*/
} else if (status & 0x4) { //sleep
/*TINFO=''TDD is in *SLEEP* STATE*/
}
i = 100;
while(i--);
status = ioread16(TDD_HALT_STATUS_ADDR(tdd_base));
}
printk("[ccci-off]4.power off LTEL1\n");
sync_write32(0x01FF, PLL_DFS_CON7(md_pll_mixedsys_base));
sync_write32(0x0010, PLL_PLL_CON4(md_pll_mixedsys_base));
sync_write32(0x6000, PLL_ARM7PLL_CON1(md_pll_mixedsys_base));
sync_write32(0x2000, PLL_ARM7PLL_CON1(md_pll_mixedsys_base));
sync_write32(ioread32(PLL_ARM7PLL_CON0(md_pll_mixedsys_base))|0x8000, PLL_ARM7PLL_CON0(md_pll_mixedsys_base));
sync_write32(ioread32(PLL_MDPLL_CON0(md_pll_mixedsys_base))|0x8000, PLL_MDPLL_CON0(md_pll_mixedsys_base));
sync_write32(0x4500, PLL_CLKSW_CKSEL4(md_pll_mixedsys_base));
sync_write32(0x0003, PLL_CLKSW_CKSEL6(md_pll_mixedsys_base));
sync_write32(0x21008510, ltelt1_base_1);
sync_write32(ioread32(ltelt1_base_2)|0xC, ltelt1_base_2);
sync_write32(0x01010101, ltelt1_base+0x030c8);
sync_write32(0x10041000, ltelt1_base+0x0306c);
sync_write32(0x10041000, ltelt1_base+0x03070);
sync_write32(0x10041000, ltelt1_base+0x03074);
sync_write32(0x10040000, ltelt1_base+0x0306c);
sync_write32(0x10040000, ltelt1_base+0x03070);
sync_write32(0x10040000, ltelt1_base+0x03074);
sync_write32(0x10040000, ltelt1_base+0x03078);
sync_write32(0x88888888, ltelt1_base+0x02000);
sync_write32(0x88888888, ltelt1_base+0x02004);
sync_write32(0x88888888, ltelt1_base+0x02008);
sync_write32(0x88888888, ltelt1_base+0x0200c);
sync_write32(0x88888888, ltelt1_base+0x32000);
sync_write32(0x88888888, ltelt1_base+0x32004);
sync_write32(0x88888888, ltelt1_base+0x22000);
sync_write32(0x88888888, ltelt1_base+0x22004);
sync_write32(0x88888888, ltelt1_base+0x22008);
sync_write32(0x88888888, ltelt1_base+0x2200c);
sync_write32(0x88888888, ltelt1_base+0x22010);
sync_write32(0x88888888, ltelt1_base+0x22014);
sync_write32(0x88888888, ltelt1_base+0x22018);
sync_write32(0x88888888, ltelt1_base+0x2201c);
sync_write32(0x88888888, ltelt1_base+0x42000);
sync_write32(0x88888888, ltelt1_base+0x42004);
sync_write32(0x88888888, ltelt1_base+0x42008);
sync_write32(0x88888888, ltelt1_base+0x52000);
sync_write32(0x88888888, ltelt1_base+0x52004);
sync_write32(0x88888888, ltelt1_base+0x52008);
sync_write32(0x88888888, ltelt1_base+0x5200c);
sync_write32(0x88888888, ltelt1_base+0x12000);
sync_write32(0x88888888, ltelt1_base+0x12004);
sync_write32(0x88888888, ltelt1_base+0x12008);
sync_write32(0x88888888, ltelt1_base+0x1200c);
sync_write32(0x0000000C, ltelt1_base+0x031b4);
sync_write32(0x00520C41, ltelt1_base+0x031c4);
sync_write32(0x00000004, ltelt1_base+0x02030);
sync_write32(0x00000008, ltelt1_base+0x02034);
sync_write32(0x0000000C, ltelt1_base+0x02038);
sync_write32(0x00000010, ltelt1_base+0x0203c);
sync_write32(0x00000018, ltelt1_base+0x02040);
sync_write32(0x00000004, ltelt1_base+0x32028);
sync_write32(0x00000008, ltelt1_base+0x3202c);
sync_write32(0x0000000C, ltelt1_base+0x32030);
sync_write32(0x00000010, ltelt1_base+0x32034);
sync_write32(0x00000018, ltelt1_base+0x32038);
sync_write32(0x00080004, ltelt1_base+0x22044);
sync_write32(0x00100008, ltelt1_base+0x22048);
sync_write32(0x0000000C, ltelt1_base+0x2204c);
sync_write32(0x00000010, ltelt1_base+0x22050);
sync_write32(0x00000018, ltelt1_base+0x22054);
sync_write32(0x00000004, ltelt1_base+0x4202c);
sync_write32(0x00000008, ltelt1_base+0x42030);
sync_write32(0x0000000C, ltelt1_base+0x42034);
sync_write32(0x00000010, ltelt1_base+0x42038);
sync_write32(0x00000018, ltelt1_base+0x4203c);
sync_write32(0x00000004, ltelt1_base+0x5202c);
sync_write32(0x00000008, ltelt1_base+0x52030);
sync_write32(0x0000000C, ltelt1_base+0x52034);
sync_write32(0x00000010, ltelt1_base+0x52038);
sync_write32(0x00000018, ltelt1_base+0x5203c);
sync_write32(0x00000004, ltelt1_base+0x1202c);
sync_write32(0x00000008, ltelt1_base+0x12030);
sync_write32(0x0000000C, ltelt1_base+0x12034);
sync_write32(0x00000010, ltelt1_base+0x12038);
sync_write32(0x00000018, ltelt1_base+0x1203c);
sync_write32(0x05004321, ltelt1_base+0x030a0);
sync_write32(0x00432064, ltelt1_base+0x030a4);
sync_write32(0x0000000F, ltelt1_base+0x03118);
sync_write32(0x00000000, ltelt1_base+0x03104);
sync_write32(0x00000000, ltelt1_base+0x03100);
sync_write32(0x02020006, ltelt1_base+0x03004);
sync_write32(0x00000002, ltelt1_base+0x03110);
sync_write32(0x00000001, ltelt1_base+0x030f0);
sync_write32(ioread32(ltelt1_base+0x030d4)|0x1, ltelt1_base+0x030d4);
sync_write32(0x01010101, ltelt1_base+0x030b8);
sync_write32(0x01010101, ltelt1_base+0x030bc);
sync_write32(0x00000000, ltelt1_base+0x04014);
sync_write32(0x00000190, ltelt1_base+0x04018);
sync_write32(0x000000C8, ltelt1_base+0x0401c);
sync_write32(0x0000001E, ltelt1_base+0x04028);
sync_write32(0x00000001, ltelt1_base+0x030d4);
udelay(1000);
sync_write32(0x00000030, ltelt1_base+0x04058);
udelay(1000);
sync_write32(0x00000001, ltelt1_base+0x03120);
udelay(1000);
sync_write32(0x00000001, ltelt1_base+0x04000);
udelay(1000);
sync_write32(ioread32(PLL_ARM7PLL_CON0(md_pll_mixedsys_base))&~(0x8000), PLL_ARM7PLL_CON0(md_pll_mixedsys_base));
sync_write32(ioread32(PLL_MDPLL_CON0(md_pll_mixedsys_base))&~(0x8000), PLL_MDPLL_CON0(md_pll_mixedsys_base));
sync_write32(0x6000, PLL_ARM7PLL_CON1(md_pll_mixedsys_base));
sync_write32(0x4000, PLL_ARM7PLL_CON1(md_pll_mixedsys_base));
printk("[ccci-off]5.power off LTEL2/ARM7\n");
// power off LTEL2
sync_write32(ioread32(MD_TOPSM_RM_PWR_CON2(md_topsm_base)) & ~(0x1<<2) & ~(0x1<<6),
MD_TOPSM_RM_PWR_CON2(md_topsm_base));
// power off ARM7
sync_write32(ioread32(MD_TOPSM_RM_PWR_CON3(md_topsm_base)) & ~(0x1<<2) & ~(0x1<<6),
MD_TOPSM_RM_PWR_CON3(md_topsm_base));
printk("[ccci-off]6.power off ABB\n");
sync_write32(ioread32(MD_TOPSM_RM_PWR_CON1(md_topsm_base)) & ~(0x1<<2) & ~(0x1<<6),
MD_TOPSM_RM_PWR_CON1(md_topsm_base));
sync_write32(ioread32(MD_TOPSM_RM_PWR_CON1(md_topsm_base))| 0x00000090, MD_TOPSM_RM_PWR_CON1(md_topsm_base));
sync_write32(ioread32(MD_TOPSM_RM_PLL_MASK0(md_topsm_base))| 0xFFFF0000, MD_TOPSM_RM_PLL_MASK0(md_topsm_base));
sync_write32(ioread32(MD_TOPSM_RM_PLL_MASK1(md_topsm_base))| 0xFFFFFFFF, MD_TOPSM_RM_PLL_MASK1(md_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PLL_MASK0(modem_topsm_base))| 0xFFFFFFFF, MODEM_TOPSM_RM_PLL_MASK0(modem_topsm_base));
sync_write32(ioread32(MODEM_TOPSM_RM_PLL_MASK1(modem_topsm_base))| 0x0000000F, MODEM_TOPSM_RM_PLL_MASK1(modem_topsm_base));
sync_write32(ioread32(MODEM_LITE_TOPSM_RM_PLL_MASK0(modem_lite_topsm_base))| 0xFFFFFFFF, MODEM_LITE_TOPSM_RM_PLL_MASK0(modem_lite_topsm_base));
sync_write32(ioread32(MODEM_LITE_TOPSM_RM_PLL_MASK1(modem_lite_topsm_base))| 0x0000000F, MODEM_LITE_TOPSM_RM_PLL_MASK1(modem_lite_topsm_base));
printk("[ccci-off]7.power off CR4\n");
sync_write32(0xFFFFFFFF, MD_TOPSM_SM_REQ_MASK(md_topsm_base));
sync_write32(0x00000000, MD_TOPSM_RM_TMR_PWR0(md_topsm_base));
sync_write32(0x0005229A, MD_TOPSM_RM_PWR_CON0(md_topsm_base));
sync_write32(0xFFFFFFFF, MD_TOPSM_RM_PLL_MASK0(md_topsm_base));
sync_write32(0xFFFFFFFF, MD_TOPSM_RM_PLL_MASK1(md_topsm_base));
sync_write32(0xFFFFFFFF, MODEM_LITE_TOPSM_SM_REQ_MASK(modem_lite_topsm_base));
sync_write32(0xFFFFFFFF, MODEM_LITE_TOPSM_RM_PLL_MASK0(modem_lite_topsm_base));
sync_write32(0xFFFFFFFF, MODEM_LITE_TOPSM_RM_PLL_MASK1(modem_lite_topsm_base));
sync_write32(0xFFFFFFFF, MODEM_TOPSM_SM_REQ_MASK(modem_topsm_base));
sync_write32(0xFFFFFFFF, MODEM_TOPSM_RM_PLL_MASK0(modem_topsm_base));
sync_write32(0xFFFFFFFF, MODEM_TOPSM_RM_PLL_MASK1(modem_topsm_base));
printk("[ccci-off]8.power off MD_INFRA/MODEM_TOP\n");
md_power_off(0, 0); // no need to poll, as MD SW didn't run and enter sleep mode, polling will not get result
iounmap(md_topsm_base);
iounmap(modem_lite_topsm_base);
iounmap(modem_topsm_base);
iounmap(tdd_base);
iounmap(ltelt1_base);
iounmap(ltelt1_base_1);
iounmap(ltelt1_base_2);
iounmap(md_pll_mixedsys_base);
}
#endif
extern unsigned int get_devinfo_with_index(unsigned int index);
static int __init modem_off_init(void)
{
unsigned int val=0;
val=get_devinfo_with_index(4);
#ifndef CONFIG_MTK_ECCCI_DRIVER
if((val&(0x1<<1))==0){
printk("[ccci-off]power off MD in ccci disabled\n");
internal_md_power_down();
}else{
printk("[ccci-off]md1 effused,no need power off\n");
}
#else
#ifdef MTK_KERNEL_POWER_OFF_CHARGING
if ((g_boot_mode == KERNEL_POWER_OFF_CHARGING_BOOT) || (g_boot_mode == LOW_POWER_OFF_CHARGING_BOOT)) {
if((val&(0x1<<1))==0){
printk("[ccci-off]power off MD in charging mode %d\n", g_boot_mode);
internal_md_power_down();
}else{
printk("[ccci-off]md1 effused,no need power off in charging mode %d\n",g_boot_mode);
}
}
#endif
#endif
return 0;
}
module_init(modem_off_init);
|
