1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
|
/*
* Copyright (C) 2007 The Android Open Source Project
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
/*******************************************************************************
*
* Filename:
* ---------
* AudDrv_Kernelc
*
* Project:
* --------
* MT6583 Audio Driver Kernel Function
*
* Description:
* ------------
* Audio register
*
* Author:
* -------
* Chipeng Chang
*
*------------------------------------------------------------------------------
* $Revision: #1 $
* $Modtime:$
* $Log:$
*
*
*******************************************************************************/
/*****************************************************************************
* C O M P I L E R F L A G S
*****************************************************************************/
/*****************************************************************************
* E X T E R N A L R E F E R E N C E S
*****************************************************************************/
#include "AudDrv_BTCVSD.h"
#include "AudDrv_BTCVSD_ioctl.h"
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/init.h>
#include <linux/device.h>
#include <linux/slab.h>
#include <linux/fs.h>
#include <linux/completion.h>
#include <linux/mm.h>
#include <linux/delay.h>
#include <linux/interrupt.h>
#include <linux/dma-mapping.h>
#include <linux/vmalloc.h>
#include <linux/platform_device.h>
#include <linux/miscdevice.h>
#include <linux/wait.h>
#include <linux/spinlock.h>
#include <linux/sched.h>
#include <linux/wakelock.h>
#include <linux/semaphore.h>
#include <linux/jiffies.h>
#include <linux/proc_fs.h>
#include <linux/string.h>
#include <linux/mutex.h>
#include <linux/xlog.h>
#include <mach/irqs.h>
#include <mach/mt_irq.h>
#include <linux/uaccess.h>
#include <asm/irq.h>
#include <asm/io.h>
#include <mach/mt_reg_base.h>
#include <asm/div64.h>
#include <linux/aee.h>
#include <linux/dma-mapping.h>
#include <linux/compat.h>
#ifdef CONFIG_OF
#include <linux/of.h>
#include <linux/of_irq.h>
#include <linux/of_address.h>
#endif
//#define TEST_PACKETLOSS
/*****************************************************************************
* DEFINE AND CONSTANT
******************************************************************************
*/
#ifdef CONFIG_OF
u32 btcvsd_irq_number = 0;
unsigned long btsys_pkv_physical_base = 0;
unsigned long btsys_sram_bank2_physical_base = 0;
#else
#define AP_BT_CVSD_IRQ_LINE (260)
#endif
#define AUDIO_BTSYS_PKV_PHYSICAL_BASE (0x18000000)
#define AUDIO_BTSYS_SRAM_BANK2_PHYSICAL_BASE (0x18080000)
#define AUDIO_INFRA_BASE_PHYSICAL (0x10000000)
#define INFRA_MISC_OFFSET (0x0700) // INFRA_MISC address=AUDIO_INFRA_BASE_PHYSICAL + INFRA_MISC_OFFSET
#define conn_bt_cvsd_mask (0x00000800) // bit 11 of INFRA_MISC
#define AUDDRV_BTCVSD_NAME "MediaTek Audio BTCVSD Driver"
#define AUDDRV_AUTHOR "MediaTek WCX"
#define MASK_ALL (0xFFFFFFFF)
/*****************************************************************************
* V A R I A B L E D E L A R A T I O N
*******************************************************************************/
static char auddrv_btcvsd_name[] = "AudioMTKBTCVSD";
static kal_uint32 writeToBT_cnt = 0;
static kal_uint32 readFromBT_cnt = 0;
static kal_uint32 disableBTirq = 0;
static struct device *mDev = NULL;
#ifdef TEST_PACKETLOSS
kal_uint8 uSilencePattern[SCO_RX_PLC_SIZE];
static kal_uint16 packet_cnt = 0;;
#endif
// to mask BT CVSD IRQ when AP-side CVSD disable. Note: 72 is bit1
static volatile void *INFRA_MISC_ADDRESS = NULL;
static const kal_uint32 btsco_PacketValidMask[6][6] = {{0x1 , 0x1 << 1, 0x1 << 2, 0x1 << 3, 0x1 << 4 , 0x1 << 5 }, //30
{0x1 , 0x1 , 0x2 , 0x2 , 0x4 , 0x4 }, //60
{0x1 , 0x1 , 0x1 , 0x2 , 0x2 , 0x2 }, //90
{0x1 , 0x1 , 0x1 , 0x1 , 0 , 0 }, //120
{0x7 , 0x7 << 3, 0x7 << 6, 0x7 << 9, 0x7 << 12, 0x7 << 15}, //10
{0x3 , 0x3 << 1, 0x3 << 3, 0x3 << 4, 0x3 << 6 , 0x3 << 7 }
}; //20
static const kal_uint8 btsco_PacketInfo[6][6] = {{ 30, 6, BT_SCO_PACKET_180 / SCO_TX_ENCODE_SIZE, BT_SCO_PACKET_180 / SCO_RX_PLC_SIZE}, //30
{ 60, 3, BT_SCO_PACKET_180 / SCO_TX_ENCODE_SIZE, BT_SCO_PACKET_180 / SCO_RX_PLC_SIZE}, //60
{ 90, 2, BT_SCO_PACKET_180 / SCO_TX_ENCODE_SIZE, BT_SCO_PACKET_180 / SCO_RX_PLC_SIZE}, //90
{120, 1, BT_SCO_PACKET_120 / SCO_TX_ENCODE_SIZE, BT_SCO_PACKET_120 / SCO_RX_PLC_SIZE}, //120
{ 10, 18, BT_SCO_PACKET_180 / SCO_TX_ENCODE_SIZE, BT_SCO_PACKET_180 / SCO_RX_PLC_SIZE}, //10
{ 20, 9, BT_SCO_PACKET_180 / SCO_TX_ENCODE_SIZE, BT_SCO_PACKET_180 / SCO_RX_PLC_SIZE}
}; //20
static struct
{
BT_SCO_TX_T *pTX;
BT_SCO_RX_T *pRX;
kal_uint8 *pStructMemory;
kal_uint8 *pWorkingMemory;
kal_uint16 uAudId;
CVSD_STATE uTXState;
CVSD_STATE uRXState;
kal_bool fIsStructMemoryOnMED;
} btsco;
static volatile kal_uint32 *bt_hw_REG_PACKET_W, *bt_hw_REG_PACKET_R, *bt_hw_REG_CONTROL;
static DEFINE_SPINLOCK(auddrv_BTCVSDTX_lock);
static DEFINE_SPINLOCK(auddrv_BTCVSDRX_lock);
static kal_uint32 BTCVSD_write_wait_queue_flag = 0;
static kal_uint32 BTCVSD_read_wait_queue_flag = 0;
DECLARE_WAIT_QUEUE_HEAD(BTCVSD_Write_Wait_Queue);
DECLARE_WAIT_QUEUE_HEAD(BTCVSD_Read_Wait_Queue);
#ifdef CONFIG_OF
static int Auddrv_BTCVSD_Irq_Map(void)
{
struct device_node *node = NULL;
node = of_find_compatible_node(NULL, NULL, "mediatek,audio_bt_cvsd");
if (node == NULL)
{
pr_debug("BTCVSD get node failed\n");
}
/*get btcvsd irq num*/
btcvsd_irq_number = irq_of_parse_and_map(node, 0);
pr_debug("[BTCVSD] btcvsd_irq_number=%d\n", btcvsd_irq_number);
if (!btcvsd_irq_number)
{
pr_debug("[BTCVSD] get btcvsd_irq_number failed!!!\n");
return -1;
}
return 0;
}
static int Auddrv_BTCVSD_Address_Map(void)
{
struct device_node *node = NULL;
void __iomem *base;
node = of_find_compatible_node(NULL, NULL, "mediatek,audio_bt_cvsd");
if (node == NULL)
{
pr_debug("BTCVSD get node failed\n");
}
/*get btcvsd sram address*/
base = of_iomap(node, 0);
btsys_pkv_physical_base = (unsigned long)base;
base = of_iomap(node, 1);
btsys_sram_bank2_physical_base = (unsigned long)base;
// pr_debug("[BTCVSD] btsys_pkv_physical_base=0x%lx\n", btsys_pkv_physical_base);
// pr_debug("[BTCVSD] btsys_sram_bank2_physical_base=0x%lx\n", btsys_sram_bank2_physical_base);
if (!btsys_pkv_physical_base)
{
pr_debug("[BTCVSD] get btsys_pkv_physical_base failed!!!\n");
return -1;
}
if (!btsys_sram_bank2_physical_base)
{
pr_debug("[BTCVSD] get btsys_sram_bank2_physical_base failed!!!\n");
return -1;
}
return 0;
}
#endif
static void Disable_CVSD_Wakeup(void)
{
volatile kal_uint32 *INFRA_MISC_REGISTER = (volatile kal_uint32 *)(INFRA_MISC_ADDRESS);
*INFRA_MISC_REGISTER |= conn_bt_cvsd_mask;
pr_debug("Disable_CVSD_Wakeup \n");
}
static void Enable_CVSD_Wakeup(void)
{
volatile kal_uint32 *INFRA_MISC_REGISTER = (volatile kal_uint32 *)(INFRA_MISC_ADDRESS);
*INFRA_MISC_REGISTER &= ~(conn_bt_cvsd_mask);
pr_debug("Enable_CVSD_Wakeup \n");
}
static int AudDrv_btcvsd_Allocate_Buffer(struct file *fp, kal_uint8 isRX)
{
pr_debug("AudDrv_btcvsd_Allocate_Buffer(+) isRX=%d\n", isRX);
if (isRX == 1)
{
readFromBT_cnt = 0;
BT_CVSD_Mem.u4RXBufferSize = sizeof(BT_SCO_RX_T);
if ((BT_CVSD_Mem.pucRXVirtBufAddr == NULL) && (BT_CVSD_Mem.pucRXPhysBufAddr == 0))
{
BT_CVSD_Mem.pucRXVirtBufAddr = dma_alloc_coherent(mDev, BT_CVSD_Mem.u4RXBufferSize, &BT_CVSD_Mem.pucRXPhysBufAddr, GFP_KERNEL);
if ((0 == BT_CVSD_Mem.pucRXPhysBufAddr) || (NULL == BT_CVSD_Mem.pucRXVirtBufAddr))
{
pr_debug("AudDrv_btcvsd_Allocate_Buffer dma_alloc_coherent RX fail \n");
return -1;
}
memset((void *)BT_CVSD_Mem.pucRXVirtBufAddr, 0, BT_CVSD_Mem.u4RXBufferSize);
PRINTK_AUDDRV("BT_CVSD_Mem.pucRXVirtBufAddr = %p BT_CVSD_Mem.pucRXPhysBufAddr = 0x%x\n" ,
BT_CVSD_Mem.pucRXVirtBufAddr, BT_CVSD_Mem.pucRXPhysBufAddr);
btsco.pRX = (BT_SCO_RX_T *)(BT_CVSD_Mem.pucRXVirtBufAddr);
btsco.pRX->u4BufferSize = SCO_RX_PACKER_BUF_NUM * (SCO_RX_PLC_SIZE + BTSCO_CVSD_PACKET_VALID_SIZE);
}
}
else
{
writeToBT_cnt = 0;
BT_CVSD_Mem.u4TXBufferSize = sizeof(BT_SCO_TX_T);
if ((BT_CVSD_Mem.pucTXVirtBufAddr == NULL) && (BT_CVSD_Mem.pucTXPhysBufAddr == 0))
{
BT_CVSD_Mem.pucTXVirtBufAddr = dma_alloc_coherent(mDev, BT_CVSD_Mem.u4TXBufferSize, &BT_CVSD_Mem.pucTXPhysBufAddr, GFP_KERNEL);
if ((0 == BT_CVSD_Mem.pucTXPhysBufAddr) || (NULL == BT_CVSD_Mem.pucTXVirtBufAddr))
{
pr_debug("AudDrv_btcvsd_Allocate_Buffer dma_alloc_coherent TX fail \n");
return -1;
}
memset((void *)BT_CVSD_Mem.pucTXVirtBufAddr, 0, BT_CVSD_Mem.u4TXBufferSize);
PRINTK_AUDDRV("BT_CVSD_Mem.pucTXVirtBufAddr = 0x%p BT_CVSD_Mem.pucTXPhysBufAddr = 0x%x\n" ,
BT_CVSD_Mem.pucTXVirtBufAddr, BT_CVSD_Mem.pucTXPhysBufAddr);
btsco.pTX = (BT_SCO_TX_T *)(BT_CVSD_Mem.pucTXVirtBufAddr);
btsco.pTX->u4BufferSize = SCO_TX_PACKER_BUF_NUM * SCO_TX_ENCODE_SIZE;
}
}
pr_debug("AudDrv_btcvsd_Allocate_Buffer(-) \n");
return 0;
}
static int AudDrv_btcvsd_Free_Buffer(struct file *fp, kal_uint8 isRX)
{
pr_debug("AudDrv_btcvsd_Free_Buffer(+) isRX=%d\n", isRX);
if (isRX == 1)
{
if ((BT_CVSD_Mem.pucRXVirtBufAddr != NULL) && (BT_CVSD_Mem.pucRXPhysBufAddr != 0))
{
PRINTK_AUDDRV("AudDrv_btcvsd_Free_Buffer dma_free_coherent pucRXVirtBufAddr = %p pucRXPhysBufAddr = %x", BT_CVSD_Mem.pucRXVirtBufAddr, BT_CVSD_Mem.pucRXPhysBufAddr);
btsco.pRX = NULL;
dma_free_coherent(0, BT_CVSD_Mem.u4RXBufferSize, BT_CVSD_Mem.pucRXVirtBufAddr, BT_CVSD_Mem.pucRXPhysBufAddr);
BT_CVSD_Mem.u4RXBufferSize = 0;
BT_CVSD_Mem.pucRXVirtBufAddr = NULL;
BT_CVSD_Mem.pucRXPhysBufAddr = 0;
}
else
{
PRINTK_AUDDRV("AudDrv_btcvsd_Free_Buffer cannot dma_free_coherent pucRXVirtBufAddr = %p pucRXPhysBufAddr = %x", BT_CVSD_Mem.pucRXVirtBufAddr, BT_CVSD_Mem.pucRXPhysBufAddr);
return -1;
}
}
else
{
if ((BT_CVSD_Mem.pucTXVirtBufAddr != NULL) && (BT_CVSD_Mem.pucTXPhysBufAddr != 0))
{
PRINTK_AUDDRV("AudDrv_btcvsd_Free_Buffer dma_free_coherent pucTXVirtBufAddr = %p pucTXPhysBufAddr = %x", BT_CVSD_Mem.pucTXVirtBufAddr, BT_CVSD_Mem.pucTXPhysBufAddr);
btsco.pTX = NULL;
dma_free_coherent(0, BT_CVSD_Mem.u4TXBufferSize, BT_CVSD_Mem.pucTXVirtBufAddr, BT_CVSD_Mem.pucTXPhysBufAddr);
BT_CVSD_Mem.u4TXBufferSize = 0;
BT_CVSD_Mem.pucTXVirtBufAddr = NULL;
BT_CVSD_Mem.pucTXPhysBufAddr = 0;
}
else
{
PRINTK_AUDDRV("AudDrv_btcvsd_Free_Buffer cannot dma_free_coherent pucTXVirtBufAddr = %p pucTXPhysBufAddr = %x", BT_CVSD_Mem.pucTXVirtBufAddr, BT_CVSD_Mem.pucTXPhysBufAddr);
return -1;
}
}
pr_debug("AudDrv_btcvsd_Free_Buffer(-) \n");
return 0;
}
/*****************************************************************************
* FILE OPERATION FUNCTION
* AudDrv_btcvsd_ioctl
*
* DESCRIPTION
* IOCTL Msg handle
*
*****************************************************************************
*/
static long AudDrv_btcvsd_ioctl(struct file *fp, unsigned int cmd, unsigned long arg)
{
int ret = 0;
pr_debug("AudDrv_btcvsd_ioctl cmd = 0x%x arg = %lu\n", cmd, arg);
switch (cmd)
{
case ALLOCATE_FREE_BTCVSD_BUF:
{
// 0: allocate TX buf
// 1: free TX buf
// 2: allocate RX buf
// 3: free TX buf
if (arg == 0)
{
ret = AudDrv_btcvsd_Allocate_Buffer(fp, 0);
}
else if (arg == 1)
{
ret = AudDrv_btcvsd_Free_Buffer(fp, 0);
}
else if (arg == 2)
{
ret = AudDrv_btcvsd_Allocate_Buffer(fp, 1);
}
else if (arg == 3)
{
ret = AudDrv_btcvsd_Free_Buffer(fp, 1);
}
break;
}
case SET_BTCVSD_STATE:
{
pr_debug("AudDrv SET_BTCVSD_STATE \n");
if (arg == BT_SCO_TXSTATE_DIRECT_LOOPBACK)
{
btsco.uTXState = arg;
btsco.uRXState = arg;
}
else if ((arg & 0x10) == 0) //TX state
{
btsco.uTXState = arg;
pr_debug("SET_BTCVSD_STATE set btsco.uTXState to 0x%lu \n", arg);
}
else //RX state
{
btsco.uRXState = arg;
pr_debug("SET_BTCVSD_STATE set btsco.uRXState to %lu \n", arg);
}
if (btsco.uTXState == BT_SCO_TXSTATE_IDLE && btsco.uRXState == BT_SCO_RXSTATE_IDLE)
{
pr_debug("SET_BTCVSD_STATE disable BT IRQ disableBTirq = %d \n", disableBTirq);
if (disableBTirq == 0)
{
#ifdef CONFIG_OF
disable_irq(btcvsd_irq_number);
#else
disable_irq(AP_BT_CVSD_IRQ_LINE);
#endif
Disable_CVSD_Wakeup();
disableBTirq = 1;
}
}
else
{
if (disableBTirq == 1)
{
pr_debug("SET_BTCVSD_STATE enable BT IRQ disableBTirq = %d \n", disableBTirq);
#ifdef CONFIG_OF
enable_irq(btcvsd_irq_number);
#else
enable_irq(AP_BT_CVSD_IRQ_LINE);
#endif
Enable_CVSD_Wakeup();
disableBTirq = 0;
}
}
break;
}
case GET_BTCVSD_STATE:
{
break;
}
default:
{
pr_debug("AudDrv_btcvsd_ioctl Fail command: %x \n", cmd);
ret = -1;
break;
}
}
return ret;
}
#ifdef CONFIG_COMPAT
static long AudDrv_btcvsd_compat_ioctl(struct file *fp, unsigned int cmd, unsigned long arg)
{
pr_debug("AudDrv_btcvsd_compat_ioctl cmd = 0x%x arg = %lu\n", cmd, arg);
long ret;
int err;
if (!fp->f_op || !fp->f_op->unlocked_ioctl)
{
return -ENOTTY;
}
ret = fp->f_op->unlocked_ioctl(fp, cmd, arg);
if (ret < 0)
{
pr_debug("AudDrv_btcvsd_compat_ioctl Fail \n");
}
else
{
pr_debug("-AudDrv_btcvsd_compat_ioctl\n");
}
return ret;
}
#endif
//=============================================================================================
// BT SCO Internal Function
//=============================================================================================
static void AudDrv_BTCVSD_DataTransfer(BT_SCO_DIRECT uDir, kal_uint8 *pSrc, kal_uint8 *pDst, kal_uint32 uBlockSize, kal_uint32 uBlockNum, CVSD_STATE uState)
{
kal_int32 i, j;
if (uBlockSize == 60 || uBlockSize == 120 || uBlockSize == 20)
{
kal_uint32 *pSrc32 = (kal_uint32 *)pSrc;
kal_uint32 *pDst32 = (kal_uint32 *)pDst;
for (i = 0 ; i < (uBlockSize * uBlockNum / 4) ; i++)
{
*pDst32++ = *pSrc32++;
}
}
else
{
kal_uint16 *pSrc16 = (kal_uint16 *)pSrc;
kal_uint16 *pDst16 = (kal_uint16 *)pDst;
for (j = 0 ; j < uBlockNum ; j++)
{
for (i = 0 ; i < (uBlockSize / 2) ; i++)
{
*pDst16++ = *pSrc16++;
}
if (uDir == BT_SCO_DIRECT_BT2ARM)
{
pSrc16++;
}
else
{
pDst16++;
}
}
}
}
static void AudDrv_BTCVSD_ReadFromBT(BT_SCO_PACKET_LEN uLen, kal_uint32 uPacketLength, kal_uint32 uPacketNumber, kal_uint32 uBlockSize, kal_uint32 uControl)
{
kal_int32 i;
kal_uint16 pv;
kal_uint8 *pSrc;
kal_uint8 *pPacketBuf;
unsigned long flags;
unsigned long connsys_addr_rx, ap_addr_rx;
PRINTK_AUDDRV("AudDrv_BTCVSD_ReadFromBT(+) btsco.pRX->iPacket_w=%d\n", btsco.pRX->iPacket_w);
connsys_addr_rx = *bt_hw_REG_PACKET_R;
ap_addr_rx = (unsigned long)BTSYS_SRAM_BANK2_BASE_ADDRESS + (connsys_addr_rx & 0xFFFF);
PRINTK_AUDDRV("AudDrv_BTCVSD_ReadFromBT connsys_addr_rx=0x%lx,ap_addr_rx=0x%lx \n", connsys_addr_rx, ap_addr_rx);
pSrc = (kal_uint8 *)ap_addr_rx;
PRINTK_AUDDRV("AudDrv_BTCVSD_ReadFromBT()uPacketLength=%d,uPacketNumber=%d, btsco.uRXState=%d\n", uPacketLength, uPacketNumber, btsco.uRXState);
AudDrv_BTCVSD_DataTransfer(BT_SCO_DIRECT_BT2ARM, pSrc, btsco.pRX->TempPacketBuf, uPacketLength, uPacketNumber, btsco.uRXState);
PRINTK_AUDDRV("AudDrv_BTCVSD_ReadFromBT()AudDrv_BTCVSD_DataTransfer DONE!!!,uControl=0x%x,uLen=%d \n", uControl, uLen);
spin_lock_irqsave(&auddrv_BTCVSDRX_lock, flags);
for (i = 0; i < uBlockSize; i++)
{
#ifdef TEST_PACKETLOSS
packet_cnt++;
if (packet_cnt == 30)
{
pr_debug("AudDrv_BTCVSD_ReadFromBT()Test Packet Loss \n");
memset((void *)uSilencePattern, 0x55, SCO_RX_PLC_SIZE);
memcpy(btsco.pRX->PacketBuf[btsco.pRX->iPacket_w & SCO_RX_PACKET_MASK], (void *)&uSilencePattern, SCO_RX_PLC_SIZE);
pv = 0;
packet_cnt = 0;
}
else
{
memcpy(btsco.pRX->PacketBuf[btsco.pRX->iPacket_w & SCO_RX_PACKET_MASK], btsco.pRX->TempPacketBuf + (SCO_RX_PLC_SIZE * i), SCO_RX_PLC_SIZE);
if ((uControl & btsco_PacketValidMask[uLen][i]) == btsco_PacketValidMask[uLen][i])
{
pv = 1;
}
else
{
pv = 0;
}
}
#else
memcpy(btsco.pRX->PacketBuf[btsco.pRX->iPacket_w & SCO_RX_PACKET_MASK], btsco.pRX->TempPacketBuf + (SCO_RX_PLC_SIZE * i), SCO_RX_PLC_SIZE);
if ((uControl & btsco_PacketValidMask[uLen][i]) == btsco_PacketValidMask[uLen][i])
{
pv = 1;
}
else
{
pv = 0;
}
#endif
pPacketBuf = (kal_uint8 *)btsco.pRX->PacketBuf + (btsco.pRX->iPacket_w & SCO_RX_PACKET_MASK) * (SCO_RX_PLC_SIZE + BTSCO_CVSD_PACKET_VALID_SIZE) + SCO_RX_PLC_SIZE;
memcpy((void *)pPacketBuf, (void *)&pv , BTSCO_CVSD_PACKET_VALID_SIZE);
btsco.pRX->iPacket_w++;
}
spin_unlock_irqrestore(&auddrv_BTCVSDRX_lock, flags);
PRINTK_AUDDRV("AudDrv_BTCVSD_ReadFromBT(-) btsco.pRX->iPacket_w=%d\n", btsco.pRX->iPacket_w);
}
static void AudDrv_BTCVSD_WriteToBT(BT_SCO_PACKET_LEN uLen, kal_uint32 uPacketLength, kal_uint32 uPacketNumber, kal_uint32 uBlockSize)
{
kal_int32 i;
unsigned long flags;
kal_uint8 *pDst;
unsigned long connsys_addr_tx, ap_addr_tx;
//pr_debug("AudDrv_BTCVSD_WriteToBT(+) btsco.pTX->iPacket_r=%d \n",btsco.pTX->iPacket_r);
spin_lock_irqsave(&auddrv_BTCVSDTX_lock, flags);
if (btsco.pTX != NULL)
{
for (i = 0; i < uBlockSize; i++)
{
memcpy((void *)(btsco.pTX->TempPacketBuf + (SCO_TX_ENCODE_SIZE * i)), (void *)(btsco.pTX->PacketBuf[btsco.pTX->iPacket_r & SCO_TX_PACKET_MASK]), SCO_TX_ENCODE_SIZE);
btsco.pTX->iPacket_r++;
}
}
spin_unlock_irqrestore(&auddrv_BTCVSDTX_lock, flags);
connsys_addr_tx = *bt_hw_REG_PACKET_W;
ap_addr_tx = (unsigned long)BTSYS_SRAM_BANK2_BASE_ADDRESS + (connsys_addr_tx & 0xFFFF);
PRINTK_AUDDRV("AudDrv_BTCVSD_WriteToBT connsys_addr_tx=0x%lx,ap_addr_tx=0x%lx \n", connsys_addr_tx, ap_addr_tx);
pDst = (kal_uint8 *)ap_addr_tx;
if (btsco.pTX != NULL)
{
AudDrv_BTCVSD_DataTransfer(BT_SCO_DIRECT_ARM2BT, btsco.pTX->TempPacketBuf, pDst, uPacketLength, uPacketNumber, btsco.uTXState);
}
//pr_debug("AudDrv_BTCVSD_WriteToBT(-),btsco.pTX->iPacket_r=%d \n",btsco.pTX->iPacket_r);
}
static int AudDrv_BTCVSD_IRQ_handler(void)
{
kal_uint32 uPacketType, uPacketNumber, uPacketLength, uBufferCount_TX, uBufferCount_RX, uControl;
PRINTK_AUDDRV("AudDrv_BTCVSD_IRQ_handler FILL PACKETBUF \n");
if ((btsco.uRXState != BT_SCO_RXSTATE_RUNNING && btsco.uRXState != BT_SCO_RXSTATE_ENDING)
&& (btsco.uTXState != BT_SCO_TXSTATE_RUNNING && btsco.uTXState != BT_SCO_TXSTATE_ENDING)
&& (btsco.uTXState != BT_SCO_TXSTATE_DIRECT_LOOPBACK))
{
pr_debug("AudDrv_BTCVSD_IRQ_handler in idle state: btsco.uRXState: %d, btsco.uTXState: %d\n", btsco.uRXState, btsco.uTXState);
*bt_hw_REG_CONTROL &= ~BT_CVSD_CLEAR;
goto AudDrv_BTCVSD_IRQ_handler_exit;
}
uControl = *bt_hw_REG_CONTROL;
uPacketType = (uControl >> 18) & 0x7;
PRINTK_AUDDRV("AudDrv_BTCVSD_IRQ_handler BT uControl =0x%x, BT uPacketType=%d \n", uControl, uPacketType);
if (((uControl >> 31) & 1) == 0)
{
*bt_hw_REG_CONTROL &= ~BT_CVSD_CLEAR;
goto AudDrv_BTCVSD_IRQ_handler_exit;
}
ASSERT(uPacketType < BT_SCO_CVSD_MAX);
uPacketLength = (kal_uint32)btsco_PacketInfo[uPacketType][0];
uPacketNumber = (kal_uint32)btsco_PacketInfo[uPacketType][1];
uBufferCount_TX = (kal_uint32)btsco_PacketInfo[uPacketType][2];
uBufferCount_RX = (kal_uint32)btsco_PacketInfo[uPacketType][3];
PRINTK_AUDDRV("AudDrv_BTCVSD_IRQ_handler uPacketLength=%d, uPacketNumber=%d, uBufferCount_TX=%d, uBufferCount_RX=%d \n", uPacketLength, uPacketNumber, uBufferCount_TX, uBufferCount_RX);
PRINTK_AUDDRV("btsco.uTXState=0x%x,btsco.uRXState=0x%x \n", btsco.uTXState, btsco.uRXState);
if (btsco.pTX && btsco.uTXState == BT_SCO_TXSTATE_DIRECT_LOOPBACK)
{
kal_uint8 *pSrc, *pDst;
unsigned long connsys_addr_rx, ap_addr_rx, connsys_addr_tx, ap_addr_tx;
connsys_addr_rx = *bt_hw_REG_PACKET_R;
ap_addr_rx = (unsigned long)BTSYS_SRAM_BANK2_BASE_ADDRESS + (connsys_addr_rx & 0xFFFF);
PRINTK_AUDDRV("AudDrv_BTCVSD_ReadFromBT connsys_addr_rx=0x%lx,ap_addr_rx=0x%lx \n", connsys_addr_rx, ap_addr_rx);
pSrc = (kal_uint8 *)ap_addr_rx;
connsys_addr_tx = *bt_hw_REG_PACKET_W;
ap_addr_tx = (unsigned long)BTSYS_SRAM_BANK2_BASE_ADDRESS + (connsys_addr_tx & 0xFFFF);
PRINTK_AUDDRV("AudDrv_BTCVSD_WriteToBT connsys_addr_tx=0x%lx,ap_addr_tx=0x%lx \n", connsys_addr_tx, ap_addr_tx);
pDst = (kal_uint8 *)ap_addr_tx;
AudDrv_BTCVSD_DataTransfer(BT_SCO_DIRECT_BT2ARM, pSrc, btsco.pTX->TempPacketBuf, uPacketLength, uPacketNumber, BT_SCO_RXSTATE_RUNNING);
AudDrv_BTCVSD_DataTransfer(BT_SCO_DIRECT_ARM2BT, btsco.pTX->TempPacketBuf, pDst, uPacketLength, uPacketNumber, BT_SCO_TXSTATE_RUNNING);
writeToBT_cnt++;
readFromBT_cnt++;
}
else
{
if (btsco.pRX)
{
if (btsco.uRXState == BT_SCO_RXSTATE_RUNNING || btsco.uRXState == BT_SCO_RXSTATE_ENDING)
{
PRINTK_AUDDRV("AudDrv_BTCVSD_IRQ_handler pRX->fOverflow=%d, pRX->iPacket_w=%d, pRX->iPacket_r=%d, uBufferCount_RX=%d \n", btsco.pRX->fOverflow, btsco.pRX->iPacket_w, btsco.pRX->iPacket_r, uBufferCount_RX);
if (btsco.pRX->fOverflow)
{
if (btsco.pRX->iPacket_w - btsco.pRX->iPacket_r <= SCO_RX_PACKER_BUF_NUM - 2 * uBufferCount_RX)
{
//free space is larger then twice interrupt rx data size
btsco.pRX->fOverflow = KAL_FALSE;
pr_debug("AudDrv_BTCVSD_IRQ_handler pRX->fOverflow FALSE!!! \n");
}
}
if (!btsco.pRX->fOverflow && (btsco.pRX->iPacket_w - btsco.pRX->iPacket_r <= SCO_RX_PACKER_BUF_NUM - uBufferCount_RX))
{
AudDrv_BTCVSD_ReadFromBT(uPacketType, uPacketLength, uPacketNumber, uBufferCount_RX, uControl);
readFromBT_cnt++;
}
else
{
btsco.pRX->fOverflow = KAL_TRUE;
pr_debug("AudDrv_BTCVSD_IRQ_handler pRX->fOverflow TRUE!!! \n");
}
}
}
if (btsco.pTX)
{
if (btsco.uTXState == BT_SCO_TXSTATE_RUNNING || btsco.uTXState == BT_SCO_TXSTATE_ENDING)
{
PRINTK_AUDDRV("AudDrv_BTCVSD_IRQ_handler pTX->fUnderflow=%d, pTX->iPacket_w=%d, pTX->iPacket_r=%d, uBufferCount_TX=%d \n", btsco.pTX->fUnderflow, btsco.pTX->iPacket_w, btsco.pTX->iPacket_r, uBufferCount_TX);
if (btsco.pTX->fUnderflow)
{
//prepared data is larger then twice interrupt tx data size
if (btsco.pTX->iPacket_w - btsco.pTX->iPacket_r >= 2 * uBufferCount_TX)
{
btsco.pTX->fUnderflow = KAL_FALSE;
pr_debug("AudDrv_BTCVSD_IRQ_handler pTX->fUnderflow FALSE!!! \n");
}
}
if ((!btsco.pTX->fUnderflow && (btsco.pTX->iPacket_w - btsco.pTX->iPacket_r >= uBufferCount_TX)) || btsco.uTXState == BT_SCO_TXSTATE_ENDING)
{
AudDrv_BTCVSD_WriteToBT(uPacketType, uPacketLength, uPacketNumber, uBufferCount_TX);
writeToBT_cnt++;
}
else
{
btsco.pTX->fUnderflow = KAL_TRUE;
pr_debug("AudDrv_BTCVSD_IRQ_handler pTX->fUnderflow TRUE!!! \n");
}
}
}
}
PRINTK_AUDDRV("writeToBT_cnt=%d, readFromBT_cnt=%d \n", writeToBT_cnt, readFromBT_cnt);
*bt_hw_REG_CONTROL &= ~BT_CVSD_CLEAR;
BTCVSD_read_wait_queue_flag = 1;
wake_up_interruptible(&BTCVSD_Read_Wait_Queue);
BTCVSD_write_wait_queue_flag = 1;
wake_up_interruptible(&BTCVSD_Write_Wait_Queue);
AudDrv_BTCVSD_IRQ_handler_exit:
return IRQ_HANDLED;
}
static int AudDrv_btcvsd_probe(struct platform_device *dev)
{
int ret = 0;
pr_debug("AudDrv_btcvsd_probe \n");
dev->dev.coherent_dma_mask = DMA_BIT_MASK(64);
if (!dev->dev.dma_mask)
{
dev->dev.dma_mask = &dev->dev.coherent_dma_mask;
}
mDev = &dev->dev;
#ifdef CONFIG_OF
Auddrv_BTCVSD_Irq_Map();
ret = request_irq(btcvsd_irq_number, (irq_handler_t)AudDrv_BTCVSD_IRQ_handler, IRQF_TRIGGER_LOW/*IRQF_TRIGGER_FALLING*/, "BTCVSD_ISR_Handle", dev);
#else
ret = request_irq(AP_BT_CVSD_IRQ_LINE, (irq_handler_t)AudDrv_BTCVSD_IRQ_handler, IRQF_TRIGGER_LOW/*IRQF_TRIGGER_FALLING*/, "BTCVSD_ISR_Handle", dev);
#endif
if (ret < 0)
{
#ifdef CONFIG_OF
pr_debug("AudDrv_btcvsd_probe request_irq btcvsd_irq_number(%d) Fail \n", btcvsd_irq_number);
#else
pr_debug("AudDrv_btcvsd_probe request_irq AP_BT_CVSD_IRQ_LINE(%d) Fail \n", AP_BT_CVSD_IRQ_LINE);
#endif
}
// inremap to INFRA sys
AUDIO_INFRA_BASE_VIRTUAL = ioremap_nocache(AUDIO_INFRA_BASE_PHYSICAL, 0x1000);
INFRA_MISC_ADDRESS = (volatile kal_uint32 *)(AUDIO_INFRA_BASE_VIRTUAL + INFRA_MISC_OFFSET);
pr_debug("AUDIO_INFRA_BASE_PHYSICAL = 0x%x, AUDIO_INFRA_BASE_VIRTUAL = %p, INFRA_MISC_ADDRESS = %p\n", AUDIO_INFRA_BASE_PHYSICAL, AUDIO_INFRA_BASE_VIRTUAL, INFRA_MISC_ADDRESS);
pr_debug("AudDrv_btcvsd_probe disable BT IRQ disableBTirq = %d \n", disableBTirq);
if (disableBTirq == 0)
{
#ifdef CONFIG_OF
disable_irq(btcvsd_irq_number);
#else
disable_irq(AP_BT_CVSD_IRQ_LINE);
#endif
Disable_CVSD_Wakeup();
disableBTirq = 1;
}
// init
memset((void *)&BT_CVSD_Mem, 0, sizeof(CVSD_MEMBLOCK_T));
memset((void *)&btsco, 0, sizeof(btsco));
btsco.uTXState = BT_SCO_TXSTATE_IDLE;
btsco.uRXState = BT_SCO_RXSTATE_IDLE;
// ioremap to BT HW register base address
#if 0//def CONFIG_OF
Auddrv_BTCVSD_Address_Map();
BTSYS_PKV_BASE_ADDRESS = btsys_pkv_physical_base;
BTSYS_SRAM_BANK2_BASE_ADDRESS = btsys_sram_bank2_physical_base;
#else
BTSYS_PKV_BASE_ADDRESS = ioremap_nocache(AUDIO_BTSYS_PKV_PHYSICAL_BASE, 0x10000);
BTSYS_SRAM_BANK2_BASE_ADDRESS = ioremap_nocache(AUDIO_BTSYS_SRAM_BANK2_PHYSICAL_BASE, 0x10000);
#endif
pr_debug("BTSYS_PKV_BASE_ADDRESS = %p BTSYS_SRAM_BANK2_BASE_ADDRESS = %p\n", BTSYS_PKV_BASE_ADDRESS, BTSYS_SRAM_BANK2_BASE_ADDRESS);
bt_hw_REG_PACKET_W = (volatile kal_uint32 *)(BTSYS_PKV_BASE_ADDRESS + 0x0FD4);
bt_hw_REG_PACKET_R = (volatile kal_uint32 *)(BTSYS_PKV_BASE_ADDRESS + 0x0FD0);
bt_hw_REG_CONTROL = (volatile kal_uint32 *)(BTSYS_PKV_BASE_ADDRESS + 0x0FD8);
pr_debug("-AudDrv_btcvsd_probe \n");
return 0;
}
static int AudDrv_btcvsd_open(struct inode *inode, struct file *fp)
{
PRINTK_AUDDRV(ANDROID_LOG_INFO, "Sound", "AudDrv_btcvsd_open do nothing inode:%p, file:%p \n", inode, fp);
return 0;
}
static ssize_t AudDrv_btcvsd_write(struct file *fp, const char __user *data, size_t count, loff_t *offset)
{
int written_size = count , ret = 0, copy_size = 0, BTSCOTX_WriteIdx;
unsigned long flags;
char *data_w_ptr = (char *)data;
kal_uint64 write_timeout_limit;
if ((btsco.pTX == NULL) || (btsco.pTX->PacketBuf == NULL) || (btsco.pTX->u4BufferSize == 0))
{
pr_debug("AudDrv_btcvsd_write btsco.pTX == NULL || btsco.pTX->PacketBuf == NULL || (btsco.pTX->u4BufferSize == 0 !!! \n");
msleep(60);
return written_size;
}
write_timeout_limit = ((kal_uint64)SCO_TX_PACKER_BUF_NUM * SCO_TX_ENCODE_SIZE * 16 * 1000000000) / 2 / 2 / 64000; //ns
while (count)
{
//pr_debug("AudDrv_btcvsd_write btsco.pTX->iPacket_w=%d, btsco.pTX->iPacket_r=%d \n",btsco.pTX->iPacket_w, btsco.pTX->iPacket_r);
spin_lock_irqsave(&auddrv_BTCVSDTX_lock, flags);
copy_size = btsco.pTX->u4BufferSize - (btsco.pTX->iPacket_w - btsco.pTX->iPacket_r) * SCO_TX_ENCODE_SIZE; // free space of TX packet buffer
spin_unlock_irqrestore(&auddrv_BTCVSDTX_lock, flags);
if (count <= (kal_uint32) copy_size)
{
copy_size = count;
}
//pr_debug("AudDrv_btcvsd_write count=%d, copy_size=%d \n",count, copy_size);
ASSERT(copy_size % SCO_TX_ENCODE_SIZE == 0); //copysize must be multiple of SCO_TX_ENCODE_SIZE
if (copy_size != 0)
{
spin_lock_irqsave(&auddrv_BTCVSDTX_lock, flags);
BTSCOTX_WriteIdx = (btsco.pTX->iPacket_w & SCO_TX_PACKET_MASK) * SCO_TX_ENCODE_SIZE;
spin_unlock_irqrestore(&auddrv_BTCVSDTX_lock, flags);
if (BTSCOTX_WriteIdx + copy_size < btsco.pTX->u4BufferSize) // copy once
{
if (!access_ok(VERIFY_READ, data_w_ptr, copy_size))
{
pr_debug("AudDrv_btcvsd_write 0ptr invalid data_w_ptr=%lx, size=%d \n", (unsigned long)data_w_ptr, copy_size);
pr_debug("AudDrv_btcvsd_write u4BufferSize=%d, BTSCOTX_WriteIdx=%d \n", btsco.pTX->u4BufferSize, BTSCOTX_WriteIdx);
}
else
{
//PRINTK_AUDDRV("mcmcpy btsco.pTX->PacketBuf+BTSCOTX_WriteIdx= %x data_w_ptr = %p copy_size = %x\n", btsco.pTX->PacketBuf+BTSCOTX_WriteIdx,data_w_ptr,copy_size);
if (copy_from_user((void *)((kal_uint8 *)btsco.pTX->PacketBuf + BTSCOTX_WriteIdx), (const void __user *)data_w_ptr, copy_size))
{
pr_debug("AudDrv_btcvsd_write Fail copy_from_user \n");
return -1;
}
}
spin_lock_irqsave(&auddrv_BTCVSDTX_lock, flags);
btsco.pTX->iPacket_w += copy_size / SCO_TX_ENCODE_SIZE;
spin_unlock_irqrestore(&auddrv_BTCVSDTX_lock, flags);
data_w_ptr += copy_size;
count -= copy_size;
//pr_debug("AudDrv_btcvsd_write finish1, copy_size:%d, pTX->iPacket_w:%d, pTX->iPacket_r=%d, count=%d \r\n", copy_size,btsco.pTX->iPacket_w,btsco.pTX->iPacket_r,count);
}
else // copy twice
{
kal_int32 size_1 = 0, size_2 = 0;
size_1 = btsco.pTX->u4BufferSize - BTSCOTX_WriteIdx;
size_2 = copy_size - size_1;
//pr_debug("AudDrv_btcvsd_write size_1=%d, size_2=%d \n",size_1,size_2);
ASSERT(size_1 % SCO_TX_ENCODE_SIZE == 0);
ASSERT(size_2 % SCO_TX_ENCODE_SIZE == 0);
if (!access_ok(VERIFY_READ, data_w_ptr, size_1))
{
pr_debug("AudDrv_btcvsd_write 1ptr invalid data_w_ptr=%lx, size_1=%d \n", (unsigned long)data_w_ptr, size_1);
pr_debug("AudDrv_btcvsd_write u4BufferSize=%d, BTSCOTX_WriteIdx=%d \n", btsco.pTX->u4BufferSize, BTSCOTX_WriteIdx);
}
else
{
//PRINTK_AUDDRV("mcmcpy btsco.pTX->PacketBuf+BTSCOTX_WriteIdx= %x data_w_ptr = %p size_1 = %x\n", btsco.pTX->PacketBuf+BTSCOTX_WriteIdx,data_w_ptr,size_1);
if ((copy_from_user((void *)((kal_uint8 *)btsco.pTX->PacketBuf + BTSCOTX_WriteIdx), (const void __user *)data_w_ptr, size_1)))
{
pr_debug("AudDrv_write Fail 1 copy_from_user \n");
return -1;
}
}
spin_lock_irqsave(&auddrv_BTCVSDTX_lock, flags);
btsco.pTX->iPacket_w += size_1 / SCO_TX_ENCODE_SIZE;
spin_unlock_irqrestore(&auddrv_BTCVSDTX_lock, flags);
if (!access_ok(VERIFY_READ, data_w_ptr + size_1, size_2))
{
pr_debug("AudDrv_btcvsd_write 2ptr invalid data_w_ptr=%lx, size_1=%d, size_2=%d \n", (unsigned long)data_w_ptr, size_1, size_2);
pr_debug("AudDrv_btcvsd_write u4BufferSize=%d, pTX->iPacket_w=%d \n", btsco.pTX->u4BufferSize, btsco.pTX->iPacket_w);
}
else
{
//PRINTK_AUDDRV("mcmcpy btsco.pTX->PacketBuf+BTSCOTX_WriteIdx+size_1= %x data_w_ptr+size_1 = %p size_2 = %x\n", btsco.pTX->PacketBuf+BTSCOTX_WriteIdx+size_1,data_w_ptr+size_1,size_2);
if ((copy_from_user((void *)((kal_uint8 *)btsco.pTX->PacketBuf), (const void __user *)(data_w_ptr + size_1), size_2)))
{
pr_debug("AudDrv_btcvsd_write Fail 2 copy_from_user \n");
return -1;
}
}
spin_lock_irqsave(&auddrv_BTCVSDTX_lock, flags);
\
btsco.pTX->iPacket_w += size_2 / SCO_TX_ENCODE_SIZE;
spin_unlock_irqrestore(&auddrv_BTCVSDTX_lock, flags);
count -= copy_size;
data_w_ptr += copy_size;
//pr_debug("AudDrv_btcvsd_write finish2, copy size:%d, pTX->iPacket_w=%d,pTX->iPacket_r=%d, count:%d \r\n", copy_size,btsco.pTX->iPacket_w,btsco.pTX->iPacket_r,count );
}
}
if (count != 0)
{
kal_uint64 t1, t2;
//pr_debug("AudDrv_btcvsd_write WAITING...btsco.pTX->iPacket_w=%d, count=%d \n",btsco.pTX->iPacket_w,count);
t1 = sched_clock();
BTCVSD_write_wait_queue_flag = 0;
ret = wait_event_interruptible_timeout(BTCVSD_Write_Wait_Queue, BTCVSD_write_wait_queue_flag, write_timeout_limit / 1000000 / 10);
t2 = sched_clock();
//pr_debug("AudDrv_btcvsd_write WAKEUP...count=%d \n",count);
t2 = t2 - t1; // in ns (10^9)
if (t2 > write_timeout_limit)
{
pr_debug("AudDrv_btcvsd_write timeout, [Warning](%llu)ns, write_timeout_limit(%llu)\n", t2, write_timeout_limit);
return written_size;
}
}
// here need to wait for interrupt handler
}
PRINTK_AUDDRV("AudDrv_btcvsd_write written_size = %d, write_timeout_limit=%llu \n", written_size, write_timeout_limit);
return written_size;
}
static ssize_t AudDrv_btcvsd_read(struct file *fp, char __user *data, size_t count, loff_t *offset)
{
char *Read_Data_Ptr = (char *)data;
ssize_t ret , read_size = 0, read_count = 0, BTSCORX_ReadIdx_tmp;
unsigned long u4DataRemained;
unsigned long flags;
kal_uint64 read_timeout_limit;
if ((btsco.pRX == NULL) || (btsco.pRX->PacketBuf == NULL) || (btsco.pRX->u4BufferSize == 0))
{
pr_debug("AudDrv_btcvsd_read btsco.pRX == NULL || btsco.pRX->PacketBuf == NULL || btsco.pRX->u4BufferSize == 0!!! \n");
msleep(60);
return -1;
}
read_timeout_limit = ((kal_uint64)SCO_RX_PACKER_BUF_NUM * SCO_RX_PLC_SIZE * 16 * 1000000000) / 2 / 2 / 64000;
while (count)
{
PRINTK_AUDDRV("AudDrv_btcvsd_read btsco.pRX->iPacket_w=%d, btsco.pRX->iPacket_r=%d,count=%zu \n", btsco.pRX->iPacket_w, btsco.pRX->iPacket_r, count);
spin_lock_irqsave(&auddrv_BTCVSDRX_lock, flags);
u4DataRemained = (btsco.pRX->iPacket_w - btsco.pRX->iPacket_r) * (SCO_RX_PLC_SIZE + BTSCO_CVSD_PACKET_VALID_SIZE); // available data in RX packet buffer
if (count > u4DataRemained)
{
read_size = u4DataRemained;
}
else
{
read_size = count;
}
BTSCORX_ReadIdx_tmp = (btsco.pRX->iPacket_r & SCO_RX_PACKET_MASK) * (SCO_RX_PLC_SIZE + BTSCO_CVSD_PACKET_VALID_SIZE);
spin_unlock_irqrestore(&auddrv_BTCVSDRX_lock, flags);
ASSERT(read_size % (SCO_RX_PLC_SIZE + BTSCO_CVSD_PACKET_VALID_SIZE) == 0);
PRINTK_AUDDRV("AudDrv_btcvsd_read read_size=%zu, BTSCORX_ReadIdx_tmp=%zu \n", read_size, BTSCORX_ReadIdx_tmp);
PRINTK_AUDDRV("AudDrv_btcvsd_read finish0, read_count:%zu, read_size:%zu, u4DataRemained:0x%lx, pRX->iPacket_r:0x%x, pRX->iPacket_w:0x%x \r\n", read_count, read_size, u4DataRemained, btsco.pRX->iPacket_r, btsco.pRX->iPacket_w);
if (BTSCORX_ReadIdx_tmp + read_size < btsco.pRX->u4BufferSize) //copy once
{
PRINTK_AUDDRV("AudDrv_btcvsd_read 1 copy_to_user target=0x%p, source=0x%p, read_size=%zu \n", Read_Data_Ptr, ((unsigned char *)btsco.pRX->PacketBuf + BTSCORX_ReadIdx_tmp), read_size);
if (copy_to_user((void __user *)Read_Data_Ptr, (void *)((kal_uint8 *)btsco.pRX->PacketBuf + BTSCORX_ReadIdx_tmp), read_size))
{
pr_debug("AudDrv_btcvsd_read Fail 1 copy to user Read_Data_Ptr:%p, pRX->PacketBuf:%p, BTSCORX_ReadIdx_tmp:%zu, read_size:%zu",
Read_Data_Ptr, (kal_uint8 *)btsco.pRX->PacketBuf, BTSCORX_ReadIdx_tmp, read_size);
if (read_count == 0)
{
return -1;
}
else
{
return read_count;
}
}
read_count += read_size;
spin_lock_irqsave(&auddrv_BTCVSDRX_lock, flags);
btsco.pRX->iPacket_r += read_size / (SCO_RX_PLC_SIZE + BTSCO_CVSD_PACKET_VALID_SIZE); // 2 byte is packetvalid info
spin_unlock_irqrestore(&auddrv_BTCVSDRX_lock, flags);
Read_Data_Ptr += read_size;
count -= read_size;
PRINTK_AUDDRV("AudDrv_btcvsd_read finish1, read_sizesize:%zu, pRX->iPacket_r:0x%x, pRX->iPacket_w:%x, count:%zu \r\n", read_size, btsco.pRX->iPacket_r, btsco.pRX->iPacket_w, count);
}
else //copy twice
{
unsigned long size_1 = btsco.pRX->u4BufferSize - BTSCORX_ReadIdx_tmp;
unsigned long size_2 = read_size - size_1;
PRINTK_AUDDRV("AudDrv_btcvsd_read 2-2 copy_to_user target=%p, source=0x%p, size_1=%zu\n", Read_Data_Ptr, ((unsigned char *)btsco.pRX->PacketBuf + BTSCORX_ReadIdx_tmp), size_1);
if (copy_to_user((void __user *)Read_Data_Ptr, (void *)((kal_uint8 *)btsco.pRX->PacketBuf + BTSCORX_ReadIdx_tmp), size_1))
{
PRINTK_AUDDRV("AudDrv_btcvsd_read Fail 2 copy to user Read_Data_Ptr:%p, pRX->PacketBuf:%p, BTSCORX_ReadIdx_tmp:0x%lx, read_size:%zu", Read_Data_Ptr, btsco.pRX->PacketBuf, BTSCORX_ReadIdx_tmp, read_size);
if (read_count == 0)
{
return -1;
}
else
{
return read_count;
}
}
read_count += size_1;
spin_lock_irqsave(&auddrv_BTCVSDRX_lock, flags);
btsco.pRX->iPacket_r += size_1 / (SCO_RX_PLC_SIZE + BTSCO_CVSD_PACKET_VALID_SIZE); // 2 byte is packetvalid info
spin_unlock_irqrestore(&auddrv_BTCVSDRX_lock, flags);
PRINTK_AUDDRV("AudDrv_btcvsd_read 2-2 copy_to_user target=0x%p, source=0x%p,size_2=%zu\n", (Read_Data_Ptr + size_1), ((unsigned char *)btsco.pRX->PacketBuf + BTSCORX_ReadIdx_tmp + size_1), size_2);
if (copy_to_user((void __user *)(Read_Data_Ptr + size_1), (void *)((kal_uint8 *)btsco.pRX->PacketBuf), size_2))
{
PRINTK_AUDDRV(ANDROID_LOG_ERROR, "Sound", "AudDrv_btcvsd_read Fail 3 copy to user Read_Data_Ptr:%p, pRX->PacketBuf:%p, BTSCORX_ReadIdx_tmp:0x%x, read_size:%x", Read_Data_Ptr, btsco.pRX->PacketBuf, BTSCORX_ReadIdx_tmp, read_size);
if (read_count == 0)
{
return -1;
}
else
{
return read_count;
}
}
read_count += size_2;
spin_lock_irqsave(&auddrv_BTCVSDRX_lock, flags);
btsco.pRX->iPacket_r += size_2 / (SCO_RX_PLC_SIZE + BTSCO_CVSD_PACKET_VALID_SIZE); // 2 byte is packetvalid info
spin_unlock_irqrestore(&auddrv_BTCVSDRX_lock, flags);
count -= read_size;
Read_Data_Ptr += read_size;
PRINTK_AUDDRV("AudDrv_btcvsd_read finish3, copy size_2:%zu, pRX->iPacket_r:0x%x, pRX->iPacket_w:0x%x u4DataRemained:%zu \r\n", size_2, btsco.pRX->iPacket_r, btsco.pRX->iPacket_w, u4DataRemained);
}
if (count != 0)
{
kal_uint64 t1, t2;
PRINTK_AUDDRV("AudDrv_btcvsd_read WAITING... pRX->iPacket_r=0x%x, count=%zu \n", btsco.pRX->iPacket_r, count);
t1 = sched_clock();
BTCVSD_read_wait_queue_flag = 0;
ret = wait_event_interruptible_timeout(BTCVSD_Read_Wait_Queue, BTCVSD_read_wait_queue_flag, read_timeout_limit / 1000000 / 10);
t2 = sched_clock();
PRINTK_AUDDRV("AudDrv_btcvsd_read WAKEUP...count=%zu \n", count);
t2 = t2 - t1; // in ns (10^9)
if (t2 > read_timeout_limit)
{
pr_debug("AudDrv_btcvsd_read timeout, [Warning](%llu)ns, read_timeout_limit(%llu)\n", t2, read_timeout_limit);
return read_count;
}
}
}
PRINTK_AUDDRV("AudDrv_btcvsd_read read_count = %zu,read_timeout_limit=%llu \n", read_count, read_timeout_limit);
return read_count;
}
/**************************************************************************
* STRUCT
* File Operations and misc device
*
**************************************************************************/
static struct file_operations AudDrv_btcvsd_fops =
{
.owner = THIS_MODULE,
.open = AudDrv_btcvsd_open,
.unlocked_ioctl = AudDrv_btcvsd_ioctl,
#ifdef CONFIG_COMPAT
.compat_ioctl = AudDrv_btcvsd_compat_ioctl,
#endif
.write = AudDrv_btcvsd_write,
.read = AudDrv_btcvsd_read,
};
static struct miscdevice AudDrv_btcvsd_device =
{
.minor = MISC_DYNAMIC_MINOR,
.name = "ebc",
.fops = &AudDrv_btcvsd_fops,
};
/***************************************************************************
* FUNCTION
* AudDrv_btcvsd_mod_init / AudDrv_btcvsd_mod_exit
*
* DESCRIPTION
* Module init and de-init (only be called when system boot up)
*
**************************************************************************/
#ifdef CONFIG_OF
static const struct of_device_id audio_bt_cvsd_of_ids[] =
{
{ .compatible = "mediatek,audio_bt_cvsd", },
{}
};
#endif
static struct platform_driver AudDrv_btcvsd =
{
.probe = AudDrv_btcvsd_probe,
.driver = {
.name = auddrv_btcvsd_name,
.owner = THIS_MODULE,
#ifdef CONFIG_OF
.of_match_table = audio_bt_cvsd_of_ids,
#endif
},
};
#ifndef CONFIG_OF
static struct platform_device *mtk_btcvsd_dev = NULL;
#endif
static int AudDrv_btcvsd_mod_init(void)
{
int ret = 0;
pr_debug("+AudDrv_btcvsd_mod_init \n");
#ifndef CONFIG_OF
mtk_btcvsd_dev = platform_device_alloc(auddrv_btcvsd_name , -1);
if (!mtk_btcvsd_dev)
{
pr_debug("-AudDrv_btcvsd_mod_init, platform_device_alloc() fail, return\n");
return -ENOMEM;
}
ret = platform_device_add(mtk_btcvsd_dev);
if (ret != 0)
{
pr_debug("-AudDrv_btcvsd_mod_init, platform_device_add() fail, return\n");
platform_device_put(mtk_btcvsd_dev);
return ret;
}
#endif
// Register platform DRIVER
ret = platform_driver_register(&AudDrv_btcvsd);
if (ret)
{
pr_debug("AudDrv Fail:%d - Register DRIVER \n", ret);
return ret;
}
// register MISC device
if ((ret = misc_register(&AudDrv_btcvsd_device)))
{
pr_debug("AudDrv_btcvsd_mod_init misc_register Fail:%d \n", ret);
return ret;
}
pr_debug("-AudDrv_btcvsd_mod_init\n");
return 0;
}
static void AudDrv_btcvsd_mod_exit(void)
{
PRINTK_AUDDRV("+AudDrv_btcvsd_mod_exit \n");
/*
remove_proc_entry("audio", NULL);
platform_driver_unregister(&AudDrv_btcvsd);
*/
PRINTK_AUDDRV("-AudDrv_btcvsd_mod_exit \n");
}
MODULE_LICENSE("GPL");
MODULE_DESCRIPTION(AUDDRV_BTCVSD_NAME);
MODULE_AUTHOR(AUDDRV_AUTHOR);
module_init(AudDrv_btcvsd_mod_init);
module_exit(AudDrv_btcvsd_mod_exit);
|