blob: 17b4298769d377a776c20dcb6dbd23bab18d82e2 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
/*
* Copyright (c) 2014 MediaTek Inc.
* Author: James Liao <jamesjj.liao@mediatek.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __DRV_CLK_MTK_H
#define __DRV_CLK_MTK_H
/*
* This is a private header file. DO NOT include it except clk-*.c.
*/
#include <linux/bitops.h>
#include <linux/clk.h>
#include <linux/clk-provider.h>
#define CLK_DEBUG 0
#define DUMMY_REG_TEST 0
#if !defined(CONFIG_MTK_LEGACY)
#define Bring_Up /* FIXME: disable after CCF is ready */
#endif /* !defined(CONFIG_MTK_LEGACY) */
extern spinlock_t *get_mtk_clk_lock(void);
#define mtk_clk_lock(flags) spin_lock_irqsave(get_mtk_clk_lock(), flags)
#define mtk_clk_unlock(flags) \
spin_unlock_irqrestore(get_mtk_clk_lock(), flags)
#define MAX_MUX_GATE_BIT 31
#define INVALID_MUX_GATE_BIT (MAX_MUX_GATE_BIT + 1)
struct clk *mtk_clk_register_mux(
const char *name,
const char **parent_names,
u8 num_parents,
void __iomem *base_addr,
u8 shift,
u8 width,
u8 gate_bit);
#endif /* __DRV_CLK_MTK_H */
|
